參數(shù)資料
型號(hào)： MC68MH360ZQ33LR2
廠商： Freescale Semiconductor
文件頁數(shù)： 105/158頁
文件大小： 0K
描述： IC MPU QUICC 33MHZ 357-PBGA
標(biāo)準(zhǔn)包裝： 180
系列： M683xx
處理器類型： M683xx 32-位
速度： 33MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 357-BBGA
供應(yīng)商設(shè)備封裝： 357-PBGA（25x25）
包裝： 帶卷 (TR)
QMC Supplement
2.4.2 Channel-Specic Transparent Parameters
Table 2-10 describes the channel-specic transparent parameters. Boldfaced parameters
must be initialized by the user.
Table 2-9. RSTATE Field Descriptions for 860MH (HDLC)
Field
Name
Description
0–1
—
0
2—
1
3
MOT
Motorola/Intel bit
0 = The bus format is Intel format (little-endian).
1 = The system bus is considered to be organized in Motorola format (big-endian).
4—
0
5–7
AT[1–3]
Address type—This eld contains the address type for the transmitter DMA channel for data
buffers in external memory (transmit buffers). Address types are needed by the memory
controller to decode a correct memory cycle and activate the correct handshaking.
Table 2-10. Channel-Specific Transparent Parameters
Offset
Name
Width
Description
00
TBASE
16
Tx buffer descriptor base address—Denes the offset of the channel’s transmit BD
table relative to MCBASE, host-initialized. See Figure 2-2.
02
CHAMR
16
Channel mode register. See Section 2.4.2.1, “CHAMR—Channel Mode Register
(Transparent Mode).”
04
TSTATE
32
Tx internal state —TSTATE denes the internal Tx state.
Host-initialized to 0x3800
_0000—FC = 8, Motorola mode for MH360.
Host-initialized to 0x3000
_0000—AT = 0, Motorola mode for 860MH.
Initialize before enabling the channel. See Section 2.4.2.2, “TSTATE—Tx Internal
State (Transparent Mode).”
08
32
Tx internal data pointer—Points to current absolute address of channel.
0C
TBPTR
16
Tx buffer descriptor pointer (host-initialized to TBASE before enabling the channel
or after a fatal error before reinitializing the channel)—Contains the offset of
current BD relative to MCBASE. See Table 2-1. MCBASE + TBPTR gives the
address for the BD in use.
0E
16
Tx internal byte count—Number of remaining bytes
10
TUPACK
32
(Tx temp) Unpack 4 bytes from 1 long word
14
ZISTATE
32
Zero-insertion machine state (host-initialized to 0x0000
_0100)—Contains the
previous state of the zero-insertion state machine.
18
RES
32
1C
INTMSK
16
Channel’s interrupt mask ags. See Figure 2-9.
1E
BDFlags
16
Temp
20
RBASE
16
Receive buffer descriptor base offset—Denes the offset of the channel’s 64-Kbyte
receive BD table relative to MCBASE. Host-initialized. See also Figure 2-2.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
IDT70V5378S100BG IC SRAM 576KBIT 100MHZ 272BGA
MC7448HX1000LD IC MPU RISC 32BIT 360-FCCBGA
MC68360ZQ25LR2 IC MPU QUICC 25MHZ 357-PBGA
346-012-520-804 CARDEDGE 12POS DUAL .125 GREEN
346-012-520-802 CARDEDGE 12POS DUAL .125 GREEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68P11E1CFN2R2 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk
MC68P11E1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68P-3-2 制造商:PARKER 功能描述:
MC-68PLCC 制造商:SPC Multicomp 功能描述:SOCKET PLCC 68 PIN THRU-HOLE 制造商:SPC Multicomp 功能描述:SOCKET, PLCC, 68 PIN, THRU-HOLE 制造商:PRIVATE LABEL 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of C 制造商:SPC Multicomp 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of Contacts:68, Pitch Spacing:1.27mm, Contact Termination:Through Hole Vertical, Contact Material:Phosphor Bronze, Contact Plating:Tin , RoHS Compliant: Yes
MC-68PLCC 制造商:SPC Multicomp 功能描述:PLCC SOCKET 68POS THROUGH HOLE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*