參數(shù)資料
型號： MC68MH360ZQ33LR2
廠商： Freescale Semiconductor
文件頁數(shù)： 48/158頁
文件大?。?/td> 0K
描述： IC MPU QUICC 33MHZ 357-PBGA
標準包裝： 180
系列： M683xx
處理器類型： M683xx 32-位
速度： 33MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 357-BBGA
供應(yīng)商設(shè)備封裝： 357-PBGA（25x25）
包裝： 帶卷 (TR)
Appendix C. Connecting ISDN Multiple S/T or U Interfaces to QUICC32
However, this conguration works only if the single master S/T or U interface is guaranteed
to be active, constantly generating synchronized DCL and FSC signals for the network.
Since the designated master transceiver cannot be guaranteed active, all transceivers must
be congured in slave mode, and the problem of synchronization remains.
DCL and FSC must be generated from within the network and cannot be derived from an
independent source (e.g., crystal or oscillator). However, the S/T and U interfaces, even in
slave mode, provide a way to generate these signals as explained in the following sections.
C.3.1 MC145574 S/T Interface
To facilitate the generation of timing signals required by the slave IDL interface, TCLK is
provided in the S/T interface. The TCLK signal will output a clock synchronized to the
received data transmitted by the NT. That clock is output only when the S/T interface is
active and when the DCL and FSC signals are present (both conditions are required
simultaneously). This TCLK signal can be used to provide network timing. Its frequency is
selectable via the SCP.
The TCLK signal of the MC145574 is enabled by setting OR7[5]. BR13[5] and BR7[2]
determine the TCLK frequency as shown in Table C-1.
A TCLK signal congured as a 2.048-MHz clock can be used as the DCL for the IDL bus.
Dividing the TCLK signal by 256 provides the 8-KHz frame sync FSC. Since the FSC must
have a pulse between one DCL and eight DCLs in width, additional logic may be needed
after the divider to generate a signal with a correct duty cycle.
Figure C-4 and Figure C-5 show a schematic and a timing diagram, respectively, for a logic
design used to generate a 8-KHz FSC with a 1-DCL width pulse from a 2.048-MHz clock
(TCLK).
Table C-1. TCLK Frequencies Selected by BR13[5] and BR7[2]
BR13[5]
BR7[2]
TCLK
0
2.56 MHz
0
1
2.048 MHz
1
0
1.536 MHz
1
512 KHz
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
IDT70V5378S100BG IC SRAM 576KBIT 100MHZ 272BGA
MC7448HX1000LD IC MPU RISC 32BIT 360-FCCBGA
MC68360ZQ25LR2 IC MPU QUICC 25MHZ 357-PBGA
346-012-520-804 CARDEDGE 12POS DUAL .125 GREEN
346-012-520-802 CARDEDGE 12POS DUAL .125 GREEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68P11E1CFN2R2 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk
MC68P11E1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68P-3-2 制造商:PARKER 功能描述:
MC-68PLCC 制造商:SPC Multicomp 功能描述:SOCKET PLCC 68 PIN THRU-HOLE 制造商:SPC Multicomp 功能描述:SOCKET, PLCC, 68 PIN, THRU-HOLE 制造商:PRIVATE LABEL 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of C 制造商:SPC Multicomp 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of Contacts:68, Pitch Spacing:1.27mm, Contact Termination:Through Hole Vertical, Contact Material:Phosphor Bronze, Contact Plating:Tin , RoHS Compliant: Yes
MC-68PLCC 制造商:SPC Multicomp 功能描述:PLCC SOCKET 68POS THROUGH HOLE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*