參數(shù)資料
型號(hào)： MCV14AI/SL
元件分類： 微控制器/微處理器
英文描述： 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14
封裝： 3.90 MM, PLASTIC, SOIC-4
文件頁數(shù)： 11/84頁
文件大?。?/td> 1007K
代理商： MCV14AI/SL
2009 Microchip Technology Inc.
Preliminary
DS41338B-page 17
MCV14A
3.6
Program Counter
As a program instruction is executed, the Program
Counter (PC) will contain the address of the next
program instruction to be executed. The PC value is
increased by one every instruction cycle, unless an
instruction changes the PC.
For a GOTO instruction, bits 8:0 of the PC are provided
by the GOTO instruction word. The Program Counter
(PCL) is mapped to PC<7:0>. Bit 5 of the STATUS
register provides page information to bit 9 of the PC
For a CALL instruction, or any instruction where the
PCL is the destination, bits 7:0 of the PC again are
provided by the instruction word. However, PC<8>
does not come from the instruction word, but is always
cleared (Figure 3-3).
Instructions where the PCL is the destination, or modify
PCL instructions, include MOVWF PC, ADDWF PC and
BSF PC,5.
FIGURE 3-3:
LOADING OF PC
BRANCH INSTRUCTIONS
3.6.1
EFFECTS OF RESET
The PC is set upon a Reset, which means that the PC
addresses the last location in the last page (i.e., the
oscillator
calibration
instruction).
After
executing
MOVLW
XX
, the PC will roll over to location 00h and
begin executing user code.
The STATUS register page preselect bits are cleared
upon a Reset, which means that page 0 is pre-selected.
Therefore, upon a Reset, a
GOTO
instruction will
automatically cause the program to jump to page 0 until
the value of the page bits is altered.
3.7
Stack
The MCV14A device has a 2-deep, 12-bit wide
hardware PUSH/POP stack.
A CALL instruction will PUSH the current value of Stack
1 into Stack 2 and then PUSH the current PC value,
incremented by one, into Stack Level 1. If more than two
sequential CALLs are executed, only the most recent two
return addresses are stored.
A RETLW instruction will POP the contents of Stack
Level 1 into the PC and then copy Stack Level 2
contents into Stack Level 1. If more than two sequential
RETLW
s are executed, the stack will be filled with the
address previously stored in Stack Level 2. Note that
the W register will be loaded with the literal value
specified in the instruction. This is particularly useful for
the implementation of data look-up tables within the
program memory.
Note:
Because PC<8> is cleared in the CALL
instruction or any modify PCL instruction,
all subroutine calls or computed jumps are
limited to the first 256 locations of any
program memory page (512 words long).
PA0
Status
PC
87
0
PCL
9
10
Instruction Word
7
0
GOTO
Instruction
CALL
or Modify PCL Instruction
PA0
Status
PC
87
0
PCL
9
10
Instruction Word
7
0
Reset to ‘0’
Note 1: There are no Status bits to indicate Stack
Overflows or Stack Underflow conditions.
2: There are no instruction mnemonics
called PUSH or POP. These are actions
that occur from the execution of the CALL
and RETLW instructions.
相關(guān)PDF資料
PDF描述
MCV14ATI/SL 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14
MCV14AI/P 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14
MD8031AHB883B 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40
MD8255A 24 I/O, PIA-GENERAL PURPOSE, PDIP40
MD82C52-/883 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCV15/10-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 10WAY
MCV15/2-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 2WAY
MCV15/3-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 3WAY
MCV15/4-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 4WAY
MCV15/5-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 5WAY
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*