- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69032 > MCV14AI/SL 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 PDF資料下載
參數(shù)資料
| 型號： | MCV14AI/SL |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| 封裝： | 3.90 MM, PLASTIC, SOIC-4 |
| 文件頁數(shù)： | 8/84頁 |
| 文件大小： | 1007K |
| 代理商： | MCV14AI/SL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
MCV14A
DS41338B-page 14
Preliminary
2009 Microchip Technology Inc.
3.3
STATUS Register
This register contains the arithmetic status of the ALU,
the Reset status and the page preselect bit.
The STATUS register can be the destination for any
instruction, as with any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
device logic. Furthermore, the TO and PD bits are not
writable. Therefore, the result of an instruction with the
STATUS register as destination may be different than
intended.
For example, CLRF STATUS, will clear the upper three
bits and set the Z bit. This leaves the STATUS register
as 000u u1uu (where u = unchanged).
Therefore, it is recommended that only BCF, BSF and
MOVWF
instructions be used to alter the STATUS
register. These instructions do not affect the Z, DC or C
bits from the STATUS register.
REGISTER 3-1:
STATUS: STATUS REGISTER
R/W-0
R-1
R/W-x
RBWUF
CWUF
PA0
TO
PD
ZDC
C
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
RBWUF: Wake-up from Sleep on Pin Change bit
1
= Reset due to wake-up from Sleep on pin change
0
= After power-up or other Reset
bit 6
CWUF: Wake-up from Sleep on Comparator Change bit
1
= Reset due to wake-up from Sleep on comparator change
0
= After power-up or other Reset
bit 5
PA0: Program Page Preselect bit
1
= Page 1 (000h-1FFh)
0
= Page 0 (200h-3FFh)
bit 4
TO: Time-out bit
1
= After power-up, CLRWDT instruction, or SLEEP instruction
0
= A WDT time-out occurred
bit 3
PD: Power-down bit
1
= After power-up or by the CLRWDT instruction
0
= By execution of the SLEEP instruction
bit 2
Z: Zero bit
1
= The result of an arithmetic or logic operation is zero
0
= The result of an arithmetic or logic operation is not zero
bit 1
DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions)
ADDWF:
1
= A carry from the 4th low-order bit of the result occurred
0
= A carry from the 4th low-order bit of the result did not occur
SUBWF:
1
= A borrow from the 4th low-order bit of the result did not occur
0
= A borrow from the 4th low-order bit of the result occurred
bit 0
C: Carry/borrow bit (for ADDWF, SUBWF and RRF, RLF instructions)
ADDWF:
SUBWF:
RRF
or RLF:
1
= A carry occurred
1
= A borrow did not occur
Load bit with LSb or MSb, respectively
0
= A carry did not occur
0
= A borrow occurred
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCV14ATI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14AI/P | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14 |
| MD8031AHB883B | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
| MD8255A | 24 I/O, PIA-GENERAL PURPOSE, PDIP40 |
| MD82C52-/883 | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCV15/10-GF-381 | 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 10WAY |
| MCV15/2-GF-381 | 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 2WAY |
| MCV15/3-GF-381 | 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 3WAY |
| MCV15/4-GF-381 | 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 4WAY |
| MCV15/5-GF-381 | 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 5WAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。