參數(shù)資料
型號(hào): MDS213
廠商: Zarlink Semiconductor Inc.
英文描述: 12-Port 10/100Mbps + 1Gbps Ethernet Switch
中文描述: 12口10/100Mbps千兆以太網(wǎng)交換機(jī)
文件頁(yè)數(shù): 103/120頁(yè)
文件大?。?/td> 1678K
代理商: MDS213
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)當(dāng)前第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
MDS213
Data Sheet
103
Zarlink Semiconductor Inc.
Default =0 - Disable
Bit [12]
Ext_Lpback
Setting this bit indicate an external loop-back
(connection of TXCLK, TXD[0:3] to RXCLK, RXD[0:3]
are required)
Default =0 -- Disable
Bit [13]
FC_Enable
Flow Control EnableDefault =0 - Disable
When enabled:
In
Half Duplex
mode, the MAC Transmitter applies back pressure for flow control.
In
Full Duplex
mode, the MAC Transmitter sends Flow-Control frames when necessary. The MAC Receiver
interprets and processes incoming Flow Control frames. The MAC Receiver marks all Flow Control Frames.
Receive DMA discards the received Flow Control Frame and send status reports to the Switch Manager for
statistic collection.
When Disabled:
The MAC Transmitter does not asserts flow control by sending Flow Control frames nor jamming collision.
The MAC Receiver still interprets and processes the Flow-Control frames. The MAC Receiver marks all
Flow Control frames. Receive DMA discards the received Flow Control frames and send a status report to
the Switch Manager for statistic collection.
Bit [14]
Link_Polarity
Selects the input polarity of Link Status signal
0 = Low true (Default)
1 = High true
Bit [15]
Tx_Enable
Enables MAC Transmitter for transmission
Default =0 - Disable
Bit [16]
Reserved
Bit [23:17] IFG
Inter-frame Gap (Default=7'd24)
Use to adjust the inter-frame gap. (Unit =transmit Clock.)
The default is 7'd24, stands for 24 transmit clock (each clock
transmit 4 bits).
Bit [31:24] Reserved
18.2.12.3 ECR2 - MAC Port Interrupt Mask Register
Access:
Non-Zero-Wait-State,
Direct Access,
Write/Read
Address:
h0x2*4
x: port number
h008
ECR2_p0
h048
ECR2_p1
h088
ECR2_p2
h0c8
ECR2_p3
h108
ECR2_p4
相關(guān)PDF資料
PDF描述
MDS213CG 12-Port 10/100Mbps + 1Gbps Ethernet Switch
MDS220 Analog IC
MDS221 Analog IC
MDS223 Analog IC
MDS35-800 DIODE / SCR MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MDS213CG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:12-Port 10/100Mbps + 1Gbps Ethernet Switch
MDS217 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
MDS-21E09 制造商:ITT Interconnect Solutions 功能描述:BACKSHELL - Bulk
MDS21P-6AA-000 制造商:Amphenol Corporation 功能描述:MICRO D/18in WIRE 26AWG 7 STRD THRU HOLE
MDS21P-6BF-000 制造商:Amphenol Corporation 功能描述:MICRO D/36in WIRE 26AWG 7 STRD FLOT