參數(shù)資料
型號: MK10X512VMD100
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: RISC MICROCONTROLLER, PBGA144
封裝: 13 X 13 MM, MAPBGA-144
文件頁數(shù): 15/66頁
文件大?。?/td> 984K
代理商: MK10X512VMD100
Table 11. JTAG electricals (continued)
Symbol
Description
Min.
Max.
Unit
J3
TCLK clock pulse width
JTAG and CJTAG
Serial Wire Debug
20
10
ns
J4
TCLK rise and fall times
3
ns
J5
Boundary scan input data setup time to TCLK rise
20
ns
J6
Boundary scan input data hold time after TCLK rise
0
ns
J7
TCLK low to boundary scan output data valid
30
ns
J8
TCLK low to boundary scan output high-Z
30
ns
J9
TMS, TDI input data setup time to TCLK rise
16
ns
J10
TMS, TDI input data hold time after TCLK rise
1
ns
J11
TCLK low to TDO data valid
4
ns
J12
TCLK low to TDO high-Z
4
ns
J13
TRST assert time
100
ns
J14
TRST setup time (negation) to TCLK high
8
ns
J2
J3
J4
TCLK (input)
Figure 5. Test clock input timing
Peripheral operating requirements and behaviors
K10 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
22
Preliminary
Freescale Semiconductor, Inc.
Preliminary
相關(guān)PDF資料
PDF描述
MK1493-02AGTR 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK1493-02AGLF 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK1493-02AGLFTR 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK1493-02AG 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK2049-10SITRLF 44.736 MHz, OTHER CLOCK GENERATOR, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK10X512VMD100R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD120 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD120R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD150 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD150R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet