參數(shù)資料
型號: MK10X512VMD100
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: RISC MICROCONTROLLER, PBGA144
封裝: 13 X 13 MM, MAPBGA-144
文件頁數(shù): 5/66頁
文件大?。?/td> 984K
代理商: MK10X512VMD100
Table 1. Voltage and current operating requirements (continued)
Symbol
Description
Min.
Max.
Unit
Notes
IIC
DC injection current — single pin
VIN > VDD
VIN < VSS
0
2
–0.2
mA
DC injection current — total MCU limit, includes sum
of all stressed pins
VIN > VDD
VIN < VSS
0
25
–5
mA
1. All functional non-supply pins are internally clamped to VSS and VDD. Input must be current limited to the value specified.
To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp
voltages, then use the larger of the two values. Power supply must maintain regulation within operating VDD range during
instantaneous and operating maximum current conditions. If positive injection current (VIn > VDD) is greater than IDD, the
injection current may flow out of VDD and could result in external power supply going out of regulation. Ensure external
VDD load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not
consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall
power consumption).
5.1.2 LVD and POR operating requirements
Table 2. LVD and POR operating requirements
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
VPOR
Falling VDD POR detect voltage
TBD
1.1
TBD
V
VLVDH
Falling low-voltage detect threshold — high
range (LVDV=01)
TBD
2.56
TBD
V
VLVW1
VLVW2
VLVW3
VLVW4
Low-voltage warning thresholds — high range
Level 1 falling (LVWV=00)
Level 2 falling (LVWV=01)
Level 3 falling (LVWV=10)
Level 4 falling (LVWV=11)
TBD
2.70
2.80
2.90
3.00
TBD
V
VHYS
Low-voltage inhibit reset/recover hysteresis —
high range
60
mV
VLVDL
Falling low-voltage detect threshold — low range
(LVDV=00)
TBD
V
VLVW1
VLVW2
VLVW3
VLVW4
Low-voltage warning thresholds — low range
Level 1 falling (LVWV=00)
Level 2 falling (LVWV=01)
Level 3 falling (LVWV=10)
Level 4 falling (LVWV=11)
TBD
1.80
1.90
2.00
2.10
TBD
V
Table continues on the next page...
General
K10 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
Freescale Semiconductor, Inc.
Preliminary
13
Preliminary
相關(guān)PDF資料
PDF描述
MK1493-02AGTR 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK1493-02AGLF 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK1493-02AGLFTR 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK1493-02AG 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
MK2049-10SITRLF 44.736 MHz, OTHER CLOCK GENERATOR, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK10X512VMD100R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD120 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD120R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD150 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet
MK10X512VMD150R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet