- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69033 > MK10X512VMD100 (FREESCALE SEMICONDUCTOR INC) RISC MICROCONTROLLER, PBGA144 PDF資料下載
參數(shù)資料
| 型號： | MK10X512VMD100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PBGA144 |
| 封裝： | 13 X 13 MM, MAPBGA-144 |
| 文件頁數(shù)： | 38/66頁 |
| 文件大?。?/td> | 984K |
| 代理商： | MK10X512VMD100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
4. The analog source resistance (RAS), external to MCU, should be kept as minimum as possible. Increased RAS causes drop
in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
5. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25s
time should be allowed for Fin=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at
8 MHz ADC clock. The ADLSTS bits can be adjusted for different ADC clock frequency
6.6.1.4 16-bit ADC with PGA characteristics
Table 26. 16-bit ADC with PGA characteristics
Symbol
Description
Conditions
Min.
Typ.1
Max.
Unit
Notes
IDDA_PGA
Supply current
TBD
590
TBD
μA
ILKG
Leakage current
PGA disabled
—
< 1
TBD
μA
G
Gain2
PGAG=0
PGAG=1
PGAG=2
PGAG=3
PGAG=4
PGAG=5
PGAG=6
TBD
1
2
3.9
TBD
29.9
TBD
dB
RAS < 100Ω
GA
Gain error
—
±0.5
dB
RAS < 100Ω
BW
Input signal band‐
width
16-bit modes
< 16-bit modes
—
4
40
kHz
PSRR
Power supply re‐
jection ration
Gain=1
TBD
—
dB
VDDA= 3V
±100mV,
fVDDA= 50Hz,
60Hz
CMRR
Common mode
rejection ratio
Gain=1
Gain=64
TBD
—
dB
VCM=
500mVpp,
fVCM= 50Hz,
100Hz
VOFS
Input offset volt‐
age
—
0.2
TBD
mV
Gain=1, ADC
Averaging=32
TGSW
Gain switching
settling time
—
TBD
10
s
dG/dT
Gain drift over
temperature
Gain=1
Gain=64
—
TBD
ppm/°C
0 to 50°C
dVOFS/dT Offset drift over
temperature
Gain=1
—
TBD
ppm/°C 0 to 50°C, ADC
Averaging=32
dG/dVDDA Gain drift over
supply voltage
Gain=1
Gain=64
—
TBD
%/V
VDDA from 1.71
to 3.6V
Table continues on the next page...
Peripheral operating requirements and behaviors
K10 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
Freescale Semiconductor, Inc.
Preliminary
43
Preliminary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK1493-02AGTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLF | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLFTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AG | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK2049-10SITRLF | 44.736 MHz, OTHER CLOCK GENERATOR, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK10X512VMD100R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD120 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD120R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD150 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD150R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。