- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69033 > MK10X512VMD100 (FREESCALE SEMICONDUCTOR INC) RISC MICROCONTROLLER, PBGA144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK10X512VMD100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PBGA144 |
| 封裝： | 13 X 13 MM, MAPBGA-144 |
| 文件頁(yè)數(shù)： | 39/66頁(yè) |
| 文件大?。?/td> | 984K |
| 代理商： | MK10X512VMD100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
Table 26. 16-bit ADC with PGA characteristics (continued)
Symbol
Description
Conditions
Min.
Typ.1
Max.
Unit
Notes
EIL
Input leakage er‐
ror
All modes
IIn × RAS
mV
IIn = leakage
current
(refer to the
MCU's voltage
and current op‐
erating ratings)
VPP,DIFF
Maximum differ‐
ential input signal
swing
[(VREFPGA × 2.33) - 0.2] / (2 ×
Gain)
V
SNR
Signal-to-noise
ratio
Gain=1
Gain=64
TBD
8.3
57.7
—
dB
Average=32
THD
Total harmonic
distortion
Gain=1
Gain=64
TBD
87.3
85.3
—
dB
Average=32,
fin=100Hz
SFDR
Spurious free dy‐
namic range
Gain=1
Gain=64
TBD
92.42
92.54
—
dB
Average=32,
fin=100Hz
ENOB
Effective number
of bits
Gain=1, Average=4
Gain=1, Average=8
Gain=64, Average=4
Gain=64, Average=8
Gain=1, Average=32
Gain=2, Average=32
Gain=4, Average=32
Gain=8, Average=32
Gain=16, Average=32
Gain=32, Average=32
Gain=64, Average=32
TBD
12.3
12.7
8.4
8.7
13.4
13.1
12.6
11.8
11.1
10.2
9.3
—
bits
SINAD
Signal-to-noise
plus distortion ra‐
tio
See ENOB
6.02 × ENOB + 1.76
dB
1. Typical values assume VDDA =3.0V, Temp=25°C, fADCK=6MHz unless otherwise stated.
2. Gain = 2PGAGx
3. When the PGA gain is changed, it takes some time to settle the output for the ADC to work properly. During a gain
switching, a few ADC outputs should be discarded (minimum two data samples, may be more depending on ADC
sampling rate and time of the switching).
4. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the
PGA reference voltage and gain setting.
Peripheral operating requirements and behaviors
K10 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
44
Preliminary
Freescale Semiconductor, Inc.
Preliminary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK1493-02AGTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLF | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLFTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AG | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK2049-10SITRLF | 44.736 MHz, OTHER CLOCK GENERATOR, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK10X512VMD100R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD120 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD120R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD150 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10X512VMD150R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。