參數(shù)資料
型號(hào): MK40X512VMD100R
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: RISC MICROCONTROLLER, PBGA144
封裝: 13 X 13 MM, MAPBGA-144
文件頁(yè)數(shù): 15/68頁(yè)
文件大?。?/td> 1005K
代理商: MK40X512VMD100R
Table 11. JTAG electricals (continued)
Symbol
Description
Min.
Max.
Unit
J3
TCLK clock pulse width
JTAG and CJTAG
Serial Wire Debug
20
10
ns
J4
TCLK rise and fall times
3
ns
J5
Boundary scan input data setup time to TCLK rise
20
ns
J6
Boundary scan input data hold time after TCLK rise
0
ns
J7
TCLK low to boundary scan output data valid
30
ns
J8
TCLK low to boundary scan output high-Z
30
ns
J9
TMS, TDI input data setup time to TCLK rise
16
ns
J10
TMS, TDI input data hold time after TCLK rise
1
ns
J11
TCLK low to TDO data valid
4
ns
J12
TCLK low to TDO high-Z
4
ns
J13
TRST assert time
100
ns
J14
TRST setup time (negation) to TCLK high
8
ns
J2
J3
J4
TCLK (input)
Figure 5. Test clock input timing
Peripheral operating requirements and behaviors
K40 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
22
Preliminary
Freescale Semiconductor, Inc.
Preliminary
相關(guān)PDF資料
PDF描述
MK48T08B-20 0 TIMER(S), REAL TIME CLOCK, PDIP28
MK48T18B-20 0 TIMER(S), REAL TIME CLOCK, PDIP28
MK48T12B-12 0 TIMER(S), REAL TIME CLOCK, PDIP24
MK48T02B-25 0 TIMER(S), REAL TIME CLOCK, PDIP24
MK48T02B-12 0 TIMER(S), REAL TIME CLOCK, PDIP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK4116 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,384 X 1 BIT DYNAMIC RAM
MK411683 制造商:ST 功能描述:351-8687-012
MK4116J-2 制造商:MOSTEK 功能描述:4116J-2
MK4116J-2GP 制造商:MOSTEK 功能描述:Electronic Component
MK4116J-3GP 制造商:MOSTEK 功能描述:4116J-3GP