- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69033 > MK40X512VMD100R (FREESCALE SEMICONDUCTOR INC) RISC MICROCONTROLLER, PBGA144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK40X512VMD100R |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PBGA144 |
| 封裝： | 13 X 13 MM, MAPBGA-144 |
| 文件頁(yè)數(shù)： | 53/68頁(yè) |
| 文件大小： | 1005K |
| 代理商： | MK40X512VMD100R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
S15
S13
S15
S17
S18
S15
S16
S14
S16
S11
S12
I2S_BCLK (input)
I2S_FS (output)
I2S_FS (input)
I2S_TXD
I2S_RXD
Figure 24. I2S timing — slave modes
6.9 Human-machine interfaces (HMI)
6.9.1 General Switching Specifications
These general purpose specifications apply to all signals configured for GPIO, SCI,
FlexCAN, CMT, I2C, and IEEE 1588 timer signals.
Table 43. General switching specifications
Symbol
Description
Min.
Max.
Unit
Notes
GPIO pin interrupt pulse width (digital glitch filter disa‐
bled) — Synchronous path
1.5
—
Bus clock
cycles
GPIO pin interrupt pulse width (digital glitch filter disa‐
bled, analog filter enabled) — Asynchronous path
100
—
ns
GPIO pin interrupt pulse width (digital glitch filter disa‐
bled, analog filter disabled) — Asynchronous path
16
—
ns
External reset pulse width (digital glitch filter disabled)
TBD
—
Mode select (EZP_CS) hold time after reset deasser‐
tion
2
—
Bus clock
cycles
Port rise and fall time (high drive strength)
Slew disabled
Slew enabled
—
12
36
ns
Port rise and fall time (low drive strength)
Slew disabled
Slew enabled
—
32
36
ns
1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
Peripheral operating requirements and behaviors
K40 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
Freescale Semiconductor, Inc.
Preliminary
57
Preliminary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK48T08B-20 | 0 TIMER(S), REAL TIME CLOCK, PDIP28 |
| MK48T18B-20 | 0 TIMER(S), REAL TIME CLOCK, PDIP28 |
| MK48T12B-12 | 0 TIMER(S), REAL TIME CLOCK, PDIP24 |
| MK48T02B-25 | 0 TIMER(S), REAL TIME CLOCK, PDIP24 |
| MK48T02B-12 | 0 TIMER(S), REAL TIME CLOCK, PDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK4116 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,384 X 1 BIT DYNAMIC RAM |
| MK411683 | 制造商:ST 功能描述:351-8687-012 |
| MK4116J-2 | 制造商:MOSTEK 功能描述:4116J-2 |
| MK4116J-2GP | 制造商:MOSTEK 功能描述:Electronic Component |
| MK4116J-3GP | 制造商:MOSTEK 功能描述:4116J-3GP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。