- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377972 > ML6510 (Fairchild Semiconductor Corporation) Series Programmable Adaptive Clock Manager(系列可編程自適應時鐘管理器) PDF資料下載
參數(shù)資料
| 型號： | ML6510 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Series Programmable Adaptive Clock Manager(系列可編程自適應時鐘管理器) |
| 中文描述： | 系列可編程自適應時鐘管理器（系列可編程自適應時鐘管理器） |
| 文件頁數(shù)： | 4/18頁 |
| 文件大?。?/td> | 150K |
| 代理商： | ML6510 |
ML6510
4
REV. 1.0 10/25/2000
Absolute Maximum Ratings
VCC Supply Voltage Range ............................–0.3V to 6V
Input Voltage Range .................................... –0.3V to VCC
Output Current
CLK[0–7] ........................................................ 70mA
All other outputs ............................................. 10mA
Junction Temperature...............................................150°C
Storage Temperature................................ –65°C to 150°C
Thermal Resistance (
θ
JA
)....................................... 54°C/W
ELECTRICAL CHARACTERISTICS
The following specifications apply over the recommended operating conditions of DVCC = AVCC = 5V ± 5% and
ambient temperature between 0°C and 70°C. Loading conditions are specified individually (Note 1)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
Supply
DVCCXX
Supply Current for each pair
of clock outputs
f
CLKX
= 0
50
μA
C
L
= 20pF, Z
O
= 50y
f
OUT
= 80MHz
40
60
mA
IAVCC1
Static supply current, AVCC1 pin
100
120
mA
IAVCC2
Static supply current, AVCC2 pin
35
40
mA
IAVCC3
Static supply current, AVCC3 pin
1
2
mA
Low Frequency Inputs and Outputs
(ROMMSB, MD
OUT
, MD
IN
, MCLK,
RESET
, LOCK)
V
IH
High level input voltage
DVCC
– 0.5
V
V
IL
Low level input voltage
DGND + 0.5
V
V
OH
V
High level output voltage,
I
OH
= –100 μADVCC – 0.5
MCLK and MDIN
V
OL
Low level output voltage,
MCLK and MDIN
I
OL
= +200 μA
DGND + 0.5
V
V
OH
V
High level output voltage,
I
OH
= –100 μA
2.4
LOCK output
I
OH
= –10 μA
DVCC – 0.5
V
V
OL
Low level output voltage,
LOCK output
I
OL
= +1 mA
0.4
V
I
IN
Static input current
10
μA
C
IN
Input capacitance
5
pF
High Frequency Inputs and Outputs
(CLK
INH
, CLK
INL
, FB[0-7], CLK[0-7])
V
IH
High level input voltage
CS = 0 (TTL Input Clock)
2.0
V
CS = 1 (PECL Input Clock)
AVCC – 1.165
AVCC – 0.88
V
V
IL
Low level input voltage
CS = 0 (TTL Input Clock)
0.8
V
CS = 1 (PECL Input Clock)
AVCC – 1.810
AVCC – 1.475
V
V
ICM
Common mode input voltage
range for PECL reference clocks
CS = 1 (PECL Input Clock)
2.0
AVCC – 0.4
V
I
IH
High level input current
V
IH
= 2.4V
100
μA
I
IL
Low level input current
V
IL
= 0.4V
–400
μA
V
OH
V
High level output voltage
I
OH
= –60mA
2.4
V
OL
Low level output voltage
I
OL
= +60mA
0.4
V
相關PDF資料 |
PDF描述 |
|---|---|
| ML6516244 | 16-Bit Buffer/Line Driver with 3-State Outputs(BiCMOS 16位緩沖器/線驅動器（三態(tài)輸出）) |
| ML6518 | 18 Line Hot-Insertable Active SCSI Terminator(線熱插入有源SCSI終端器) |
| ML65244 | High Speed Dual Quad Buffer/Line Drivers(高速雙通道四緩沖器/線驅動器) |
| ML65L244 | High Speed Dual Quad Buffer/Line Drivers(高速雙通道四緩沖器/線驅動器) |
| ML65245 | High Speed Octal Buffer Transceivers(高速八通道緩沖收發(fā)器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ML6510CQ-130 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:Series Programmable Adaptive Clock Manager (PACMan⑩) |
| ML6510CQ80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ML6510CQ-80 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:Series Programmable Adaptive Clock Manager (PACMan⑩) |
| ML6516244 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CR | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。