參數(shù)資料
型號: MPC8377EWLANA
廠商: Freescale Semiconductor
文件頁數(shù): 108/127頁
文件大?。?/td> 0K
描述: ACCESS POINT/ROUTER MPC8377
標(biāo)準(zhǔn)包裝: 1
MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
Freescale Semiconductor
81
— The SerDes reference clock input can be either differential or single-ended. Refer to the
Differential Mode and Single-ended Mode description below for further detailed requirements.
The maximum average current requirement that also determines the common mode voltage range
— When the SerDes reference clock differential inputs are DC coupled externally with the clock
driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the
exact common mode input voltage is not critical as long as it is within the range allowed by the
maximum average current of 8 mA (refer to the following bullet for more detail), since the
input is AC-coupled on-chip.
— This current limitation sets the maximum common mode input voltage to be less than 0.4 V
(0.4 V
÷ 50 = 8 mA) while the minimum common mode input level is 0.1 V above
SGND_SRDSn (xcorevss). For example, a clock with a 50/50 duty cycle can be produced by
a clock driver with output driven by its current source from 0 mA to 16 mA (0–0.8 V), such
that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the
common mode voltage at 400 mV.
— If the device driving the SDn_REF_CLK and SDn_REF_CLK inputs cannot drive 50
Ω to
SGND_SRDSn (xcorevss) DC, or it exceeds the maximum input current limitations, then it
must be AC-coupled off-chip.
The input amplitude requirement
— This requirement is described in detail in the following sections.
Figure 52. Receiver of SerDes Reference Clocks
21.2.2
DC Level Requirement for SerDes Reference Clocks
The DC level requirement for the device SerDes reference clock inputs is different depending on the
signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described
below.
Differential Mode
— The input amplitude of the differential clock must be between 400 mV and 1600 mV
differential peak-peak (or between 200 mV and 800 mV differential peak). In other words,
each signal wire of the differential pair must have a single-ended swing less than 800 mV and
Input
Amp
50
Ω
50
Ω
SD
n_REF_CLK
SD
n_REF_CLK
相關(guān)PDF資料
PDF描述
76250ENC XFRMR MAX250 EN60950 APPROVED
DR-TRC105-434-EV BOARD EVALUATION 434MHZ RFM RFIC
DR-TRC105-403-EV BOARD EVALUATION 403MHZ RFM RFIC
DR-TRC105-390-EV BOARD EVALUATION 390MHZ RFM RFIC
3336-01 EVAL KIT FOR PE3336
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8377EWLANB 功能描述:WiFi/802.11模塊 KIT RoHS:否 制造商:Taiyo Yuden 支持協(xié)議:802.11 b/g/n 頻帶: 數(shù)據(jù)速率:150 Mbps 接口類型:SDIO 傳輸功率(最大): 天線連接器類型: 工作電源電壓:3.4 V to 5.5 V 傳輸供電電流: 接收供電電流: 最大工作溫度:+ 80 C 尺寸:35 mm x 15 mm x 2.9 mm
MPC8377EZQAFDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8377EZQAFFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8377EZQAFGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8377EZQAGDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications