參數(shù)資料
型號: MPC8568EVTAUJJ
廠商: Freescale Semiconductor
文件頁數(shù): 80/139頁
文件大小: 0K
描述: MPU POWERQUICC III 1023-PBGA
標準包裝: 24
系列: MPC85xx
處理器類型: 32-位 MPC85xx PowerQUICC III
速度: 1.333GHz
電壓: 1.1V
安裝類型: 表面貼裝
封裝/外殼: 1023-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1023-FCPBGA(33x33)
包裝: 托盤
MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
45
Local Bus
9.2
Local Bus AC Electrical Specifications
Table 41 describes the timing parameters of the local bus interface at BVDD = 3.3 V. For information about
the frequency range of local bus see Section 23.1, “Clock Ranges.”
Table 41. Local Bus Timing Parameters (BVDD = 3.3 V)—PLL Enabled
Parameter
Symbol 1
Min
Max
Unit Notes
Local bus cycle time
tLBK
7.5
12
ns
2
Local bus duty cycle
tLBKH/tLBK
43
57
%
LCLK[n] skew to LCLK[m] or LSYNC_OUT
tLBKSKEW
150
ps
7, 8
Input setup to local bus clock (except LGTA/LUPWAIT)
tLBIVKH1
1.8
ns
3, 4
LGTA/LUPWAIT input setup to local bus clock
tLBIVKH2
1.7
ns
3, 4
Input hold from local bus clock (except LGTA/LUPWAIT)
tLBIXKH1
1.0
ns
3, 4
LGTA/LUPWAIT input hold from local bus clock
tLBIXKH2
1.0
ns
3, 4
LALE output transition to LAD/LDP output transition (LATCH hold time)
tLBOTOT
1.5
ns
6
Local bus clock to output valid (except LAD/LDP and LALE)
tLBKHOV1
—3.0
ns
Local bus clock to data valid for LAD/LDP
tLBKHOV2
—3.2
ns
3
Local bus clock to address valid for LAD
tLBKHOV3
—3.2
ns
3
Local bus clock to LALE assertion
tLBKHOV4
—3.2
ns
3
Output hold from local bus clock (except LAD/LDP and LALE)
tLBKHOX1
0.7
ns
3
Output hold from local bus clock for LAD/LDP
tLBKHOX2
0.7
ns
3
Local bus clock to output high Impedance (except LAD/LDP and LALE)
tLBKHOZ1
—2.5
ns
5
Local bus clock to output high impedance for LAD/LDP
tLBKHOZ2
—2.5
ns
5
Note:
1. The symbols used for timing specifications herein follow the pattern of t(First two letters of functional block)(signal)(state) (reference)(state)
for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus
timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for
clock one(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect to the
output (O) going invalid (X) or output hold time.
2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
3. All signals are measured from BVDD/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL
bypass mode to 0.4
× BVDD of the signal in question for 3.3-V signaling levels.
4. Input timings are measured at the pin.
5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
6. tLBOTOT is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBOTOT is
programmed with the LBCR[AHD] parameter.
7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between
complementary signals at BVDD/2.
8. Guaranteed by design.
相關(guān)PDF資料
PDF描述
MPC8572VTATLE MPU POWERQUICC III 1023FCPBGA
MPC8572EVTARLE MPU POWERQUICC III 1023FCPBGA
MPC8572VTATLD MPU POWERQUICC III 1023-PBGA
IDT70V9089S15PF8 IC SRAM 512KBIT 15NS 100TQFP
MPC8572EPXARLD MPU POWERQUICC III 1023-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8568VTAQGG 功能描述:微處理器 - MPU 8568 1GHz Non Encrypt RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8568VTAUJJ 功能描述:微處理器 - MPU 8568 1.33GHz Non Encrypt RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8569CVTANKGB 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 8569 XT 800/600/400 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MPC8569CVTAQLJB 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 8569 XT 1067/667/533 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MPC8569ECVTANKGB 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 8569E XT 800/600/400 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT