參數(shù)資料
型號： MSC8156SVT1000B
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 數(shù)字信號處理
英文描述： 0-BIT, OTHER DSP, PBGA783
封裝： 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783
文件頁數(shù)： 32/68頁
文件大?。?/td> 910K
代理商： MSC8156SVT1000B
MSC8156 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Electrical Characteristics
Freescale Semiconductor
38
Note:
For the ADDR/CMD setup and hold specifications in Table 21, it is assumed that the clock control register is set to
adjust the memory clocks by applied cycle.
Figure 12 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (tDDKHMH).
Notes:
1.
The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing
(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,
tDDKHAS symbolizes DDR timing (DD) for the time tMCK memory clock reference (K) goes from the high (H) state until outputs
(A) are setup (S) or output valid time. Also, tDDKLDX symbolizes DDR timing (DD) for the time tMCK memory clock reference (K)
goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2.
All MCK/MCK referenced measurements are made from the crossing of the two signals.
3.
ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
4.
Note that tDDKHMH follows the symbol conventions described in note 1. For example, tDDKHMH describes the DDR timing (DD)
from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). tDDKHMH can be modified through control of
the DQSS override bits in the TIMING_CFG_2 register. This will typically be set to the same delay as the clock adjust in the
CLK_CNTL register. The timing parameters listed in the table assume that these two parameters have been set to the same
adjustment value. See the MSC8156 Reference Manual for a description and understanding of the timing modifications
enabled by use of these bits.
5.
Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC
(MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MSC8156.
6.
At recommended operating conditions with VDDDDR (1.5 V or 1,8 V) ± 5%.
Figure 12. MCK to MDQS Timing
Table 21. DDR SDRAM Output AC Timing Specifications (continued)
Parameter
Symbol 1
Min
Max
Unit
Notes
MDQS
MCK[n]
tMCK
tDDKHMHmax) = 0.6 ns or 0.375 ns
tDDKHMH(min) = –0.6 ns or –0.375 ns
MDQS
相關(guān)PDF資料
PDF描述
MSC8254TVT800B 0-BIT, OTHER DSP, PBGA783
MSC8254SVT800B 0-BIT, OTHER DSP, PBGA783
MSC8254TVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8256SVT800B 0-BIT, OTHER DSP, PBGA783
MSC8256TVT800B 0-BIT, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8156SVT1200B 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk
MSC8156TAG1000B 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 6X 1GHZ SC3850 CORES, MAPLE-B ACCELERATOR, DDR - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 6X 1GHZ SC3850 783FCBGA
MSC8156TVT1000A 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk
MSC8156TVT1000B 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSP StarCore 6-cores RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MSC8156TVT1200B 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*