- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45388 > MSC8156SVT1000B (FREESCALE SEMICONDUCTOR INC) 0-BIT, OTHER DSP, PBGA783 PDF資料下載
參數(shù)資料
| 型號： | MSC8156SVT1000B |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 0-BIT, OTHER DSP, PBGA783 |
| 封裝： | 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783 |
| 文件頁數(shù)： | 58/68頁 |
| 文件大?。?/td> | 910K |
| 代理商： | MSC8156SVT1000B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Hardware Design Considerations
MSC8156 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Freescale Semiconductor
61
3.5.1.4
DDR2 Unused MAPAR Pin Connections
When the MAPAR signals are not used, refer to Table 43 to determine the correct pin connections.
3.5.2
HSSI-Related Pins
3.5.2.1
HSSI Port Is Not Used
The signal names in Table 44 and Table 45 are generic names for a RapidIO interface. For actual pin names refer to Table 1.
3.5.2.2
HSSI Specific Lane Is Not Used
Table 43. Connectivity of MAPAR Pins for DDR2
Signal Name
Pin connection
MAPAR_OUT
NC
MAPAR_IN
NC
Notes:
1.
For the signals listed in this table, the initial M stands for M1 or M2 depending on which DDR controller is used for DDR2.
2.
For MSC8156 Revision 1 silicon, these pins were connected to GND. For newer revisions of the MSC8156, connecting these
pins to GND increases device power consumption.
Table 44. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used
Signal Name
Pin Connection
SR_IMP_CAL_RX
NC
SR_IMP_CAL_TX
NC
SR[1–2]_REF_CLK
SXCVSS
SR[1–2]_REF_CLK
SXCVSS
SR[1–2]_RXD[3–0]
SXCVSS
SR[1–2]_RXD[3–0]
SXCVSS
SR[1–2]_TXD[3–0]
NC
SR[1–2]_TXD[3–0]
NC
SR[1–2]_PLL_AVDD
In use
SR[1–2]_PLL_AGND
In use
SXPVSS
In use
SXCVSS
In use
SXPVDD
In use
SXCVDD
In use
Note:
All lanes in the HSSI SerDes should be powered down. Refer to the MSC8156 Reference Manual for details.
Table 45. Connectivity of HSSI Related Pins When Specific Lane Is Not Used
Signal Name
Pin Connection
SR_IMP_CAL_RX
In use
SR_IMP_CAL_TX
In use
SR[1–2]_REF_CLK
In use
SR[1–2]_REF_CLK
In use
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8254TVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8254SVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8254TVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256SVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256TVT800B | 0-BIT, OTHER DSP, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8156SVT1200B | 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk |
| MSC8156TAG1000B | 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 6X 1GHZ SC3850 CORES, MAPLE-B ACCELERATOR, DDR - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 6X 1GHZ SC3850 783FCBGA |
| MSC8156TVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk |
| MSC8156TVT1000B | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSP StarCore 6-cores RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MSC8156TVT1200B | 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。