參數(shù)資料
型號(hào): MSC8156SVT1000B
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號(hào)處理
英文描述: 0-BIT, OTHER DSP, PBGA783
封裝: 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783
文件頁(yè)數(shù): 50/68頁(yè)
文件大?。?/td> 910K
代理商: MSC8156SVT1000B
MSC8156 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Hardware Design Considerations
Freescale Semiconductor
54
3.1.2
Power-On Ramp Time
This section describes the AC electrical specification for the power-on ramp rate requirements for all voltage supplies (including
GVDD/SXPVDD/SXCVDD/QVDD/GVDD/NVDD, all VDD supplies, MVREF, and all AVDD supplies). Controlling the
power-on ramp time is required to avoid falsely triggering the ESD circuitry. Table 39 defines the power supply ramp time
specification.
3.1.3
Power Supply Guidelines
Use the following guidelines for power-up sequencing:
Couple M3VDD with the VDD power rail using an extremely low impedance path.
Couple inputs PLL1_AVDD, PLL2_AVDD and PLL3_AVDD with the VDD power rail using an RC filter (see Figure
There is no dependency in power-on/power-off sequence between the GVDD1, GVDD2, NVDD, and QVDD power
rails.
Couple inputs M1VREF and M2VREF with the GVDD1 and GVDD2 power rails, respectively. They should rise at
the same time as or after their respective power rail.
There is no dependency between RapidIO supplies: SXCVDD1, SXCVDD2, SXPVDD1 and SXPVDD2 and other
MSC8156 supplies in the power-on/power-off sequence
Couple inputs SR1_PLL_AVDD and SR2_PLL_AVDD with SXCVDD1 and SXCVDD2 power rails, respectively,
using an RC filter (see Figure 38).
External voltage applied to any input line must not exceed the I/O supply voltage related to this line by more than 0.6 V at any
time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for
configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to
80 mA per input pin per MSC8156 device in the system during power-up. An assertion of the inputs to the high voltage level
before power-up should be with slew rate less than 4 V/ns.
The device power rails should rise in the following sequence:
1.
VDD (and all coupled supplies)
2.
After the above rails rise to 90% of their nominal voltage, the following I/O power rails may rise in any sequence (see
Figure 34): QVDD, NVDD, GVDD1, and GVDD2.
Table 39. Power Supply Ramp Rate
Parameter
Min
Max
Unit
Required ramp rate.
36000
V/s
Notes:
1.
Ramp time is specified as a linear ramp from 10% to 90% of nominal voltage of the specific voltage supply. If the ramp is
non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical because this range
might falsely trigger the ESD circuitry.
2.
Required over the full recommended operating temperature range (see Table 3).
3.
All supplies must be at their stable values within 50 ms.
Figure 34. Supply Ramp-Up Sequence
VDD, MVDD, M3VDD
90%
NVDD, QVDD, GVDD1, GVDD2
相關(guān)PDF資料
PDF描述
MSC8254TVT800B 0-BIT, OTHER DSP, PBGA783
MSC8254SVT800B 0-BIT, OTHER DSP, PBGA783
MSC8254TVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8256SVT800B 0-BIT, OTHER DSP, PBGA783
MSC8256TVT800B 0-BIT, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8156SVT1200B 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk
MSC8156TAG1000B 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 6X 1GHZ SC3850 CORES, MAPLE-B ACCELERATOR, DDR - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 6X 1GHZ SC3850 783FCBGA
MSC8156TVT1000A 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk
MSC8156TVT1000B 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSP StarCore 6-cores RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MSC8156TVT1200B 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk