- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378013 > MSM5424331 (OKI SEMICONDUCTOR CO., LTD.) 222,720-Word 】 24-Bit Field Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | MSM5424331 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 222,720-Word 】 24-Bit Field Memory |
| 中文描述： | 222720詞】24位場(chǎng)記憶 |
| 文件頁數(shù)： | 6/34頁 |
| 文件大?。?/td> | 245K |
| 代理商： | MSM5424331 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
FEDS5424331-01
1
Semiconductor
MSM5424331
6/34
PIN FUNCTION
Read Related
D/F
This signal switches between the FIFO mode and the Block Access mode. The FIFO mode is selected when this
signal is low “L” and the Block Access mode is selected when this signal is high “H”.
RCLK: Read Clock
RCLK is the read control clock input in the FIFO mode. Synchronized with RCLK’s rising edge, serial read access
from read ports is executed when
RE
is low.
The internal counter for the serial read address is incremented automatically on the rising edge of RCLK. In a read
address set cycle, all the read address bits which were input from RXAD pin are stored into internal address
registers synchronized with RCLK. In this address set cycle, RADE/RX must be held high and RR must be held
low.
In the read address reset cycle, various read address reset modes can be set synchronously with RCLK. These reset
cycles work to replace complicated serial address control which requires many RCLK clocks with a simple reset
cycle control requiring only a single RCLK cycle. It greatly facilitates memory access.
In the Block Access mode, the RCLK signal is ignored.
RE
: Read Enable
RE
is a read enable clock input in the FIFO mode.
RE
enables or disables both internal read address pointers and
data-out buffers. When
RE
is low, the internal read address pointer is incremented synchronously with RCLK.
When
RE
is high, even if the RCLK is input, the internal read address pointer is not incremented.
The output pins are enabled in the read cycle of the Block Access mode when this pin (
RE
) is low “L”.
RR: Read Reset
RR is a read reset control input in the FIFO mode. Read address reset modes are defined when RR level is high
according to the “FUNCTION TABLE for read”.
In the Block Access mode, the RR signal is ignored.
RXINC: Read X Address Increment
RXINC is a read X address (or line address) increment control input in the FIFO mode. In the read address reset
cycle, defined by RR high, the X address (or line address) is incremented by 1 when RXINC is pulled high with
RADE/RX low.
In the Block Access mode, the RXINC signal is ignored.
RADE/RX: Read Address Enable/Read X Address Reset Logic Function
RADE/RX is a dual function control input in the FIFO mode. RADE, one of the two functions of RADE/RX, is a
read address enable input. In the read address set cycle, X address (or line address) input from the RXAD pin is
latched into internal read X address register synchronously with RCLK.
RX, the second function of RADE/RX, works as an element to set read X address (or line address) reset mode. In
an address reset mode cycle, defined by RR high, read X address is set to 0 when RADE/RX is pulled high with
RXINC low.
In the Block Access mode, the RADE/RX signal is ignored.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM5424331TS-AK | 222,720-Word 】 24-Bit Field Memory |
| MSM5432126A | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM5432126A-40 | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM5432126A-40GS-K | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM5432126A-45 | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM548262-60JS | 制造商:ROHM Semiconductor 功能描述: |
| MSM548262-60T3-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM548262-60TK | 制造商:OK International 功能描述: |
| MSM548262-60TS-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM548262-70JS | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。