256Mb MULTIBANK BURST FLASH
32Mb/64Mb ASYNC/PAGE CellularRAM COMBO
PRELIMINARY
09005aef80bcd58d
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT28C256564W18S.fm - Rev. D Pub 2/04 EN
10
2004 Micron Technology. Inc. All rights reserved.
Boot Configurations
The possible configurations for Flash die are shown
in
Table 2 below. This table shows the possible config-
urations of the two Flash devices for either top boot or
bottom boot.
MultiChip Packaging Considerations
Multichip packaging presents unique challenges
when controlling complex memory devices.
The
MT28C256532W18
and
MTC256564W18
devices combine two Micron Flash devices with a sin-
gle CellularRAM device.
Unique IDs, State Machines, and
Registers
Each Flash device has a separate command state
machine (CSM) and status register (SR) and read con-
figuration register (RCR). The read configuration regis-
ter (RCR) settings are separate and can be different for
the upper and lower device. Each Flash device has its
own OTP, CFI, and device code. Depending on the boot
configuration of each Flash device, the OTP, CFI, and
device code information may differ.
The CellularRAM has a configuration register (CR)
that defines how the device performs self refresh.
Command Codes
All Flash command codes are independent within
each device. Care must be taken when crossing the
array boundary between the upper and lower Flash
device and the CellularRAM device to ensure that only
one device is enabled at one time.
In a two-cycle command sequence such as word
program (0x40/data), it is required that both com-
mands be issued to the same device.
It is not recommended that simultaneous
READ, simultaneous WRITE, or simultaneous
ERASE operations occur on both Flash devices.
READ Operation
All READ operations are limited to the address
boundaries of each device. The Flash device boundary
is encountered when A23 changes logic states.
Addresses with A23 = 0 access Flash #1.
Addresses with A23 = 1 access Flash #2.
A new READ operation must be started when cross-
ing the device boundary.
WRITE Operation
The WRITE operation is limited to the address
boundaries of each device. The Flash device boundary
is encountered when A23 changes logic states.
Addresses with A23 = 0 access Flash #1.
Addresses with A23 = 1 access Flash #2.
A new WRITE operation must be started when
crossing the device boundary.
Flash Reset
The reset control is shared by both Flash die. Bring-
ing F_RST# control LOW will reset both the upper and
lower device.
WAIT Ball Operation
The WAIT ball polarity for both Flash devices is con-
figured by programming bit 10 in the read configura-
tion register (RCR). The default setting for the WAIT
ball is active LOW. Both Flash devices should be con-
figured to the same active logic level.
Power Consumption
Multiple chip packaging requires that power calcu-
lations consider the active operation of the upper and
lower Flash device as well as that of the CellularRAM
device. Total power consumed will be the sum of the
currents associated with the state of each device.
Table 2:
Possible Boot Configurations
for Flash Die
CONFIGURATION
F_CE1#
ORDER CODE
Top/Top
Top
TT
Top/Bottom
Bottom
TB
Bottom/Top
Top
BT
Bottom/Bottom
Bottom
BB