參數(shù)資料
型號(hào): MT5TL8L32T-50IT
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
封裝: TQFP-100
文件頁數(shù): 3/31頁
文件大?。?/td> 584K
代理商: MT5TL8L32T-50IT
MUAC Routing Coprocessor
2002, Micron Technology Inc.
DS-MUAC RCP 8K and 4K.fm - Rev March/13/02/ 02:20 PM
11
ADVANCE
Melody Routing Coprocessor
multiple match in the particular device; note that this is
not a system-level multiple match indication. Bit SR28
holds the Full flag, FF#, which goes LOW when all the
Address Database locations are set valid, and the FI#
line is LOW. Bits SR25–24 indicate the type of result held
in the Active Address field: Match address, Memory
Access address, or Reset state. Bits SR19–16 hold the
Page address, PA3–0, for the device. Bits SR12–0 hold the
Active address, identical to that on the AA bus. All other
bits are reserved and are set LOW. See Table 5.
Next Free Address Register
The 32-bit Next Free Address register holds the
highest-priority address that has its Validity bit set
empty (HIGH). System-level prioritization ensures that
only the device with the highest-priority empty address
in a vertically cascaded system responds to a Read Next
Free Address Register Control state. Bits NF19–16 hold
the device Page address, PA3–0. Bits NF12–0 hold the
next free address value. All other bits are reserved, and
are set LOW. See Table 6.
Device Select Register
The 32-bit Device Select register is used for software
selection of the Melody RCP. A particular device is
selected when the value in bits DS3–0 are the same as
the Page Address value PA3–0 and the Device Select
Enable bit, DS8, is set LOW. Setting DS8 HIGH prevents
the Device Select register from enabling the Melody
RCP. All other bits are reserved and should be set LOW.
Instruction Register
In Software Control mode, control states are written
to the 32-bit Instruction register instead of being fed to
the Melody RCP through the DSC and AC11–0 lines. Bits
IR12–0 are equivalent to the DSC and AC11–0 lines and
the control states they invoke are identical to those of
the Hardware Control mode. The remaining bits are
reserved and should be set LOW.
THE ADDRESS DATABASE
The Address Database is organized as 4096 or 8192
64-bit locations: location 0000H as the highest-priority
location, and location 0FFFH as the lowest-priority
location. Write cycles to the next free address start at
location 0000H when the Melody RCP is empty, and
continue down to 0FFFH or 1FFFH when it becomes full.
Each 64-bit location in the Address Database array
has one extra bit, the Validity bit, which is used to
indicate whether the location is empty or has valid
contents. When the Validity bit is HIGH, the location is
empty and is not compared during Comparison cycles;
when it is LOW the contents are valid and are compared
during a Comparison cycle. The Validity bits are set or
reset during Write cycles through the VB# line. The
Validity bit of a location is accessed on the VB# line
during a Read cycle. The Validity bits can be set and
reset through control states. The Validity bits also are
used in the generation of the next free address value.
Address Database Access
Data is written to or read from the Address Database
array either randomly by address, or associatively by
comparison and next free address. Random addressing
can be either direct with the address on the DSC and
AC12–0 lines (AV# = LOW) or indirect with the address
held in the Address register. Address Database access is
controlled through the control states on the DSC and
AC12–0 lines (AV# = HIGH) in Hardware Control mode,
or through the Instruction register in Software Control
mode.
CHIP SELECT
There are two methods of selecting an Melody RCP:
through Hardware control inputs CS#1 and CS#2, and
through software control through the Data Select
register.
Chip Select Inputs
The Chip Select lines CS#1 and CS#2 enable an
Melody RCP to participate in a control cycle. If either
CS#1 or CS#2 are LOW the device is selected. By
connecting all the CS#1 lines together in a multi-device
system, and decoding the lines to each individual
device’s CS#2 line, control states can operate locally
within a single device or globally in all devices. Control
states can be broadcast to all devices within the system
by pulling the CS#1 lines LOW, for operations such as
Write Comparand register; individual devices can be
selected to respond to a control state such as Write at
Address by pulling a single decoded CS#2 line LOW.
Device Select Register
One dedicated line is needed per device to do local
selection of one device within a multi-device system.
In cases where control lines are at a premium, the
Device Select register can be used as the method of
selection. If Device Select Register bit DS8 is LOW, only
the device or devices whose Page Address value, held
in Configuration Register bits FR3-0, match with the
Device Select Register bits DS3–0 are selected. Note
that the match condition of the Device Select register
is ORed with the state of the CS#1 and CS#2 lines. If
DS8 is HIGH, the device remains unselected through
the Device Select register.
相關(guān)PDF資料
PDF描述
MT5TL8L32T-70IT SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
MT8952BS 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PDSO28
MT8952BPR 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28
MT8952BP1 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28
MTA41110/P SPECIALTY MICROPROCESSOR CIRCUIT, PDIP18
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT5VDDT1672AG-265C3 制造商:Micron Technology Inc 功能描述:DRAM Module DDR SDRAM 128MByte 184UDIMM Tray
MT5VDDT1672AG265F3 制造商:Micron Technology Inc 功能描述:DRAM Module DDR SDRAM 128MByte 184UDIMM Tray
MT5VDDT1672AG-335F3 制造商:Micron Technology Inc 功能描述:DRAM MOD DDR SDRAM 1.125GBIT 184UDIMM - Trays
MT5VDDT1672AY-335K1 功能描述:MODULE DDR 128MB 184-DIMM RoHS:是 類別:存儲(chǔ)卡,模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM
MT5VDDT1672AY-40BK1 功能描述:MODULE DDR 128MB 184-DIMM RoHS:是 類別:存儲(chǔ)卡,模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM