- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90503 (Zarlink Semiconductor Inc.) 2048VC AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90503 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 2048VC AAL1 SAR |
| 中文描述： | 2048VC AAL1特區(qū) |
| 文件頁數(shù)： | 45/233頁 |
| 文件大?。?/td> | 1341K |
| 代理商： | MT90503 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁
MT90503
Data Sheet
45
Zarlink Semiconductor Inc.
4.2.4.2 CAS Operation
Figure 11 - TDM Channel Association: TX Channels (CAS mode)
The RX Byte Write bits remain the same to allow the insertion of null patterns as for regular channels. The Mode
bits, indicate the possible configurations and combinations of multiframing and CAS insertion: “0100” is E1, “0110”
is T1, and toggling the lowest bit of either of the numbers indicates that the FASTCAS method of transmitting the
data and CAS bytes is being used. FASTCAS is used to lower the latency of Circuit Emulation cells. When using
the FASTCAS mode, the multiframe pointer is not used and multiframe integrity is therefore not maintained.
In addition, special fields for CAS are added in the two additional words of the structure. The CAS WE (CAS Write
Enable) bits are used to determine if the CAS is written back.
The TX_CAS field is used so the CPU can insert values of CAS, in place of values from the TDM bus; the RX CAS
value is used to compensate for underruns.
The Last TX CAS field is used to detect when the CAS value received on the TDM bus has changed. When a CAS
value is received, it is written back to the Last TX CAS field in the structure. Whenever a new value arrives, it is
compared to the last value. If there is a difference, a CAS change signal is sent to the registers, and the new CAS
value is written to the CAS change buffer in the external memory.
The Frame Offset field is used to store the offset between the internal and external multiframes in the TX direction.
When the TDM bus first obtains an external multiframe, it writes the offset field to the correct value between 0 and
b8
b9
b10
b11
b12
TX/RX Circular Buffer Address and Size
b13
b14
b15
+0
b0
I
b1
b2
b3
b4
b5
b6
b7
+2
1
Reserved
Mode
TX/RX Circular Buffer Address and Size
: Address and size of the circular buffer in the data memory
to which data bytes will be written.
I
: Initialized Bit. Written by ‘0’ by software, set by hardware when the channel starts being treated.
Mode
: Channel Mode of operation.
“0100”=E1 Strict Multiframing;
“0101”=E1 FASTCAS;
“0110”=T1 Strict Multiframing;
“0111”=T1 FASTCAS;
others=Reserved.
RBW
: RX Byte Write. Selects byte that will be written in the low bytes of the data memory word where
the TX TDM bytes are written.
“00”=Do not write over the low byte;
“01”=Write a null byte (usually FFh);
“10”=Write silence pattern A;
“11”=Write silence pattern B.
CASWE
: CAS write enable.
“x0”=Leave CAS bits in RX Circular Buffer untouched;
“x1”=Write
RX CAS UR
in RX Circular Buffer in case of underrun;
“0x”=Write CAS bits present on the associated odd stream to the TX Circular Buffer;
“1x”=Write
TX CAS Force
field in order to bypass the CAS bits from the associated odd stream.
TX CAS Force
: TX CAS value that must be written to bypass the CAS bits from the associated odd
stream.
EI
: CAS Enable Ignore. If set, the CAS Enable bit (SFS Bit) will be ignored. Instead, the CAS will be
latched at one point for each 16/24 consecutive bytes (for E1 and T1 respectively).
RX CAS UR
: RX CAS value that will be sent in case of an underrun situation on the RX_SAR side.
CM
: Cas Monitor. When ‘1’, any change in the TX CAS value will be reported to the CPU.
Last TX CAS
: Last Value of the TX CAS received from the TDM bus.
FS Offset
: Frame Offset that must be added in order for internal and external multiframes to coincide.
Initialize to “00000” by software.
RBW
+4
+6
RX CAS UR
TX CAS Force
CASWE
FS Offset
0
Last TX CAS
CM
0
0
EI
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90503AG | CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes |
| MT90520 | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90503AG | 制造商:Microsemi Corporation 功能描述: |
| MT90520 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。