- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17152 > OM13013,598 (NXP Semiconductors)BOARD DEMO IAR LPC1227 JLINKLITE PDF資料下載
參數(shù)資料
| 型號： | OM13013,598 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 43/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEMO IAR LPC1227 JLINKLITE |
| 標準包裝： | 1 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | LPC1227 |
| 所含物品： | 板 |
| 其它名稱： | 568-6885 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
LPC122X
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 26 August 2011
48 of 61
NXP Semiconductors
LPC122x
32-bit ARM Cortex-M0 microcontroller
11.5 I2C-bus
[1]
Parameters are valid over operating temperature range unless otherwise specified.
[2]
tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
[3]
A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to
bridge the undefined region of the falling edge of SCL.
[4]
Cb = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.
[5]
The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at
250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines
without exceeding the maximum specified tf.
[6]
In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should
allow for this when considering bus timing.
[7]
The maximum tHD;DAT could be 3.45 s and 0.9 s for Standard-mode and Fast-mode but must be less than the maximum of tVD;DAT or
tVD;ACK by a transition time. This maximum must only be met if the device does not stretch the LOW period (tLOW) of the SCL signal. If
the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
[8]
tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the
acknowledge.
[9]
A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement tSU;DAT = 250 ns must then be met.
This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the
LOW period of the SCL signal, it must output the next data bit to the SDA line tr(max) + tSU;DAT = 1000 + 250 = 1250 ns (according to the
Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
Table 16.
Dynamic characteristic: I2C-bus pins
Symbol
Parameter
Conditions
Min
Max
Unit
fSCL
SCL clock frequency
Standard-mode
0
100
kHz
Fast-mode
0
400
kHz
Fast-mode Plus
0
1
MHz
tf
fall time
of both SDA and
SCL signals
Standard-mode
-300
ns
Fast-mode
20 + 0.1
C
b
300
ns
Fast-mode Plus
-
120
ns
tLOW
LOW period of the SCL clock
Standard-mode
4.7
-
s
Fast-mode
1.3
-
s
Fast-mode Plus
0.5
-
s
tHIGH
HIGH period of the SCL clock
Standard-mode
4.0
-
s
Fast-mode
0.6
-
s
Fast-mode Plus
0.26
-
s
tHD;DAT
data hold time
Standard-mode
0
-
s
Fast-mode
0
-
s
Fast-mode Plus
0
-
s
tSU;DAT
data set-up time
Standard-mode
250
-
ns
Fast-mode
100
-
ns
Fast-mode Plus
50
-
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R1D12-153.3/HP-R | CONV DC/DC 1W 15VIN +/-3.3VOUT |
| RBM25DRUN | CONN EDGECARD 50POS DIP .156 SLD |
| RGM08DRMN | CONN EDGECARD 16POS .156 WW |
| R1D12-1524/HP-R | CONV DC/DC 1W 15VIN +/-24VOUT |
| ASC06DRTH | CONN EDGECARD 12POS .100 DIP SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OM13014 | 制造商:NXP Semiconductors 功能描述:KIT DEV LPCXPRESSO LPC11U14 制造商:NXP Semiconductors 功能描述:LPC11U14, LPCXPRESSO, DEV KIT 制造商:NXP Semiconductors 功能描述:; Silicon Manufacturer:NXP; Core Architecture:ARM; Silicon Core Number:LPC11xxx ;RoHS Compliant: Yes |
| OM13014,598 | 功能描述:開發(fā)板和工具包 - ARM LPC11U14 Xpresso Board RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
| OM13014598 | 制造商:NXP Semiconductors 功能描述:KIT DEV LPCXPRESSO LPC11U14 |
| OM13015,598 | 制造商:NXP Semiconductors 功能描述:- Boxed Product (Development Kits) 制造商:NXP Semiconductors 功能描述:USB Debug Board for EM773 Plug Meter Kit 制造商:NXP Semiconductors 功能描述:USB debug brd for EM773 plug meter kit 制造商:NXP 功能描述:USB Debug Board for EM773 Plug Meter Kit |
| OM13016 | 制造商:NXP Semiconductors 功能描述:BASEBOARD NGX LPCXPRESSO 制造商:NXP Semiconductors 功能描述:BASEBOARD, NGX, FOR LPCXPRESSO BOARD 制造商:NXP Semiconductors 功能描述:; Silicon Manufacturer:NXP; Features:BaseBoard to Evaluate the LPCXpresso Boards ;RoHS Compliant: Yes 制造商:NXP Semiconductors 功能描述:EVAL BRD, NGX LPCXPRESSO BASEBOARD; Silicon Manufacturer:NXP; Kit Contents:Board, USB Cable; Features:BaseBoard to Evaluate the LPCXpresso Boards ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。