L
G
R
List of Figures
General Release Specification
MC68HC(7)05H12
—
Rev. 1.0
12
List of Figures
MOTOROLA
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
8-1
8-2
8-3
9-1
9-2
9-3
9-4
9-5
10-1
10-2
10-3
10-4
10-5
10-6
11-1
11-2
11-3
11-4
11-5
11-6
11-7
11-8
11-9
H-Bridge Driver Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
Power Driver Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
Short Circuit Detection Circuitry. . . . . . . . . . . . . . . . . . . . . .88
Port E Mismatch Register (PEMISM). . . . . . . . . . . . . . . . . .89
Port F Mismatch Register (PFMISM) . . . . . . . . . . . . . . . . . .90
H-Bridge States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .91
Port E Configuration for two 360
Port F Configuration for four 90
Port F Configuration for four 90
H-Bridge Control with PWM . . . . . . . . . . . . . . . . . . . . . . . . .94
Correspondence between Data and PWM Values. . . . . . . .95
Port I/O Circuitry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96
Core Timer Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . .98
Core Timer Status and Control Register (CTSCR) . . . . . . .99
Core Timer Counter Register (CTCR) . . . . . . . . . . . . . . . .102
Timer Block Diagram (Timer1). . . . . . . . . . . . . . . . . . . . . .104
16-Bit Timer Register Addresses (Timer1). . . . . . . . . . . . .105
Timer Control Register 1 (TCR1) . . . . . . . . . . . . . . . . . . . .110
Timer Control Register 2 (TCR2) . . . . . . . . . . . . . . . . . . . .112
Timer Status Register (TSR) . . . . . . . . . . . . . . . . . . . . . . .113
Data Clock Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . .118
Serial Peripheral Block Diagram . . . . . . . . . . . . . . . . . . . .119
Serial Peripheral Interface Master-Slave Interconnection .120
SPI Control Register (SPCR). . . . . . . . . . . . . . . . . . . . . . .121
SPI Status Register (SPSR). . . . . . . . . . . . . . . . . . . . . . . .123
SPI Data I/O Register (SPDAT) . . . . . . . . . . . . . . . . . . . . .124
Serial Communications Interface Block Diagram. . . . . . . .128
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .130
Sampling Technique Used On All Bits . . . . . . . . . . . . . . . .132
Examples of Start Bit Sampling Techniques . . . . . . . . . . .133
SCI Artificial Start Following a Framing Error. . . . . . . . . . .134
SCI Start Bit Following a Break . . . . . . . . . . . . . . . . . . . . .134
SCI Data Register (SCDAT). . . . . . . . . . . . . . . . . . . . . . . .135
SCI Control Register 1 (SCCR1) . . . . . . . . . . . . . . . . . . . .136
SCI Control Register 2 (SCCR2) . . . . . . . . . . . . . . . . . . . .137
°
instruments (version 1). . .93
°
instruments (version 2). . .93
instruments. . . . . . . . . . .92
°