- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367700 > P610ARM-FPNR (Zarlink Semiconductor Inc.) General purpose 32-bit microprocessor PDF資料下載
參數(shù)資料
| 型號： | P610ARM-FPNR |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | General purpose 32-bit microprocessor |
| 中文描述： | 通用32位微處理器 |
| 文件頁數(shù)： | 126/173頁 |
| 文件大?。?/td> | 897K |
| 代理商： | P610ARM-FPNR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁當(dāng)前第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
Bus interface
ARM610 Data Sheet
10-2
10.1 Introduction
The ARM610 has two input clocks:
controlled by
MCLK
the operation being carried out. For example, if the core CPU is reading data from the
cache it will be clocked by
FCLK
, whereas if it is reading data from uncached external
memory it will be clocked by
MCLK
. The ARM610 control logic ensures that the correct
clock is used internally and automatically switches between the two clocks.
FCLK
and
MCLK
. The bus interface is always
. The core CPU switches between these two clocks according to
The ARM610 bus interface is designed to operate in synchronous mode. In this mode,
there is a tightly defined relationship between
make transitions on the falling edge of
FCLK
clocks is permitted, and the device will function correctly, but
than
FCLK
. Refer to
·
13.2 Relationship between FCLK and MCLK
FCLK
. An amount of jitter between the two
MCLK
and
MCLK
.
MCLK
may only
must not be later
on page 13-2.
10.2 ARM610 Cycle Speed
The bus interface is controlled by
respect to this clock. The speed of the memory may be controlled in one of two ways.
MCLK
, and all timing parameters are referenced with
1
The LOW and HIGH phases of the clock may be stretched.
2
nWAIT
this signal maintains the LOW phase of the cycle by gating out
may only change when
MCLK
is LOW.
can be used to insert entire
MCLK
cycles into the access. When LOW,
MCLK
.
nWAIT
10.3 Cycle Types
There are two basic cycle types performed by an ARM610. These are
memory
cycles. Idle cycles and memory cycles are combined to perform memory
accesses. The two cycle types are differentiated by the signal
inverse of
nMREQ
, and is provided for backwards compatibility with earlier memory
controllers).
nMREQ
HIGH indicates an idle cycle, and
memory access. However,
nMREQ
is pipelined, so that its value determines the type
of the following cycle.
nMREQ
becomes valid during the LOW phase of the cycle
before the one to which it refers.
idle
cycles and
nMREQ
. (
SEQ
is the
nMREQ
LOW indicates a
The address from ARM610 becomes valid during the HIGH phase of
pipelined, and its value refers to the following memory access.
MCLK
. It is also
10.4 Memory Access
There are two types of memory access. These are
nonsequential cycles occur when a new memory access takes place. A sequential
cycle occurs when:
nonsequential
and
sequential
. The
the cycle is of the same type as the previous cycle
the address is one word (four bytes) greater than the previous access
So for example, a single word access consists of a nonsequential access, and a
two-word access consists of a nonsequential access followed by a sequential access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P610ARM-B | General purpose 32-bit microprocessor |
| P610ARM-KG | General purpose 32-bit microprocessor |
| P610ARM-KW | General purpose 32-bit microprocessor |
| P6121-AU120 | Incremental Encoders |
| P6111-AP120 | Incremental Encoders |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P610ARM-KG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| P610ARM-KW | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| P6-10R | 制造商:Panduit Corp 功能描述:PANDUIT |
| P6-10R-E | 功能描述:端子 NON-INSL.RING #6 #10 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
| P610R-E | 制造商:Panduit Corp 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。