參數(shù)資料
型號： P610ARM-FPNR
廠商： Zarlink Semiconductor Inc.
英文描述： General purpose 32-bit microprocessor
中文描述： 通用32位微處理器
文件頁數(shù)： 68/173頁
文件大?。?/td> 897K
代理商： P610ARM-FPNR
Instruction Set - LDM, STM
ARM610 Data Sheet
4-40
O
4.9.5 Use of R15 as the base
R15 should not be used as the base register in any LDM or STM instruction.
4.9.6 Inclusion of the base in the register list
When write-back is specified, the base is written back at the end of the second cycle
of the instruction. During a STM, the first register is written out at the start of the
second cycle. A STM which includes storing the base, with the base as the first register
to be stored, will therefore store the unchanged value, whereas with the base second
or later in the transfer order, will store the modified value. A LDM will always overwrite
the updated base if the base is in the list.
4.9.7 Data aborts
Some legal addresses may be unacceptable to a memory management system, and
the memory manager can indicate a problem with an address by taking the
ABORT
signal HIGH. This can happen on any transfer during a multiple register load or store,
and must be recoverable if ARM610 is to be used in a virtual memory system.
Aborts during STM instructions
If the
abort occurs during a store multiple instruction, ARM610 takes little action until
the instruction completes, whereupon it enters the data abort trap. The memory
manager is responsible for preventing erroneous writes to the memory. The only
change to the internal state of the processor will be the modification of the base
register if write-back was specified, and this must be reversed by software (and the
cause of the
abort resolved) before the instruction may be retried.
Aborts during LDM instructions
When ARM610 detects a data abort during a load multiple instruction, it modifies the
operation of the instruction to ensure that recovery is possible.
1
Overwriting of registers stops when the abort happens. The
aborting load will
not take place but earlier ones may have overwritten registers. The PC is
always the last register to be written and so will always be preserved.
2
The base register is restored, to its modified value if write-back was
requested. This ensures recoverability in the case where the base register is
also in the transfer list, and may have been overwritten before the
abort
occurred.
The data abort
trap is taken when the load multiple has completed, and the system
software must undo any base modification (and resolve the cause of the abort) before
restarting the instruction.
相關(guān)PDF資料
PDF描述
P610ARM-B General purpose 32-bit microprocessor
P610ARM-KG General purpose 32-bit microprocessor
P610ARM-KW General purpose 32-bit microprocessor
P6121-AU120 Incremental Encoders
P6111-AP120 Incremental Encoders
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P610ARM-KG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor
P610ARM-KW 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor
P6-10R 制造商:Panduit Corp 功能描述:PANDUIT
P6-10R-E 功能描述:端子 NON-INSL.RING #6 #10 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
P610R-E 制造商:Panduit Corp 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*