參數(shù)資料
型號： P610ARM-FPNR
廠商： Zarlink Semiconductor Inc.
英文描述： General purpose 32-bit microprocessor
中文描述： 通用32位微處理器
文件頁數(shù)： 90/173頁
文件大?。?/td> 897K
代理商： P610ARM-FPNR
Configuration
ARM610 Data Sheet
5-2
5.1
Configuration
The operation and configuration of ARM610 is controlled both directly via coprocessor
instructions and indirectly via the Memory Management Page tables. The coprocessor
instructions manipulate a number of on-chip registers which control the configuration
of the Cache, write buffer, MMU and a number of other configuration options.
To ensure backwards compatibility of future CPUs, all reserved or unused bits in
registers and coprocessor instructions should be programmed to '0'. Invalid registers
must not be read or written. The following bits should be programmed to '0'.
Register 1 bits[31:9]
Register 2 bits[13:0]
Register 5 bits[31:0]
Register 6 bits[11:0]
Register 7 bits[31:0]
Note:
The grey areas in the register and translation diagrams are reserved and should be
programmed 0 for future compatibility.
5.2
Internal Coprocessor Instructions
The on-chip registers may be read using MRC instructions and written using MCR
instructions. These operations are only allowed in non-user modes and the undefined
instruction trap will be taken if accesses are attempted in user mode.
Figure 5-1: Format of internal coprocessor instructions MRC and MCR
5.3
Registers
ARM610 contains registers which control the cache and MMU operation. These
registers are accessed using CPRT instructions to Coprocessor #15 with the
processor in a privileged mode. Only some of registers 0-7 are valid: an access to an
invalid register will cause neither the access nor an undefined instruction trap, and
therefore should never be carried out; an access to any of the registers 8-15 will cause
the undefined instruction trap to be taken.
1 1 1 0
n
1 1 1 1
1
0
3
4
5
7
8
11
12
15
16
19
20
21
23
24
27
28
31
Cond
CRn
Rd
ARM condition codes
ARM610 Register
ARM Register
-1 MRC register read
0 MCR register write
相關(guān)PDF資料
PDF描述
P610ARM-B General purpose 32-bit microprocessor
P610ARM-KG General purpose 32-bit microprocessor
P610ARM-KW General purpose 32-bit microprocessor
P6121-AU120 Incremental Encoders
P6111-AP120 Incremental Encoders
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P610ARM-KG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor
P610ARM-KW 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor
P6-10R 制造商:Panduit Corp 功能描述:PANDUIT
P6-10R-E 功能描述:端子 NON-INSL.RING #6 #10 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
P610R-E 制造商:Panduit Corp 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*