- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367813 > PCD5002H (NXP SEMICONDUCTORS) Advanced POCSAG and APOC-1 Paging Decoder PDF資料下載
參數(shù)資料
| 型號： | PCD5002H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 尋呼電路 |
| 英文描述： | Advanced POCSAG and APOC-1 Paging Decoder |
| 中文描述： | TELECOM, PAGING DECODER, PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, SOT-358-1, LQFP-32 |
| 文件頁數(shù)： | 27/48頁 |
| 文件大?。?/td> | 203K |
| 代理商： | PCD5002H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
1997 Jun 24
27
Philips Semiconductors
Product specification
Advanced POCSAG and APOC-1 Paging
Decoder
PCD5002
After writing each block a pause of 7.5 ms (max.) is
required to complete the internal programming operation.
During this time the external microcontroller may generate
an I
2
C-bus STOP condition. If another I
2
C-bus transfer is
initiated the decoder will pull SCL LOW during this pause.
After writing the EEPROM programming enable bit (D1) in,
the control register must be reset.
8.53
Invalid write address
When an invalid write address is used, the column counter
bits (D2 to D0) are forced to zero before being loaded into
the address pointer. The row counter bits are used
normally.
8.54
Incomplete programming sequence
A programming sequence may be aborted by an I
2
C-bus
STOP condition. The EEPROM programming enable
bit (D1) in the control register must then be reset.
Any bytes received from the last 6-byte block will be
ignored and the contents of this (incomplete) EEPROM
block will remain unchanged.
8.55
Unused EEPROM locations
A total of 20 EEPROM bytes are available for general
purpose storage (see Table 22).
Table 22
Unused EEPROM addresses
Note
1.
When using bytes 04H and 05H, care must be taken to
preserve the SPF information stored in
bytes 00H to 03H.
8.56
Special programmed function allocation
The SPF bit allocation in the EEPROM is shown in
Tables 23 to 27. The SPF bits are located in row 0 of the
EEPROM and occupy 4 bytes.
Bytes 04H and 05H are not used and are available for
general purpose storage.
ROW
HEX
0
5
6
7
04 and 05
(1)
28 to 2D
30 to 35
38 to 3D
Fig.11 EEPROM organization and access.
handbook, full pagewidth
COLUMN
2
ROW
0
1
2
3
4
5
6
7
0
D7
D0
D7
D0
ADDRESS
POINTER
ROW COLUMN
I/O REGISTER
0
1
0
1
0
0
SPF bits
Synthesizer data
Identifiers
unused bytes
1
I
D
MLC254
1
3
4
5
2
I
D
3
I
D
4
I
D
5
I
D
6
I
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCD5 | Fuse |
| PCB1 | Fuse |
| PCB2 | Fuse |
| PCB2.5 | Fuse |
| PCB3 | Fuse |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCD5002HBD-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCD5002HBD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCD5002U/10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG and APOC-1 Paging Decoder |
| PCD5003 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder |
| PCD5003A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced Pager Decoder for POCSAG |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。