MCF5227x ColdFire Microprocessor Data Sheet, Rev. 8 Electrical Characteristics F" />
參數(shù)資料
型號： PCF52274CLU120
廠商： Freescale Semiconductor
文件頁數(shù)： 19/46頁
文件大?。?/td> 0K
描述： MCU 32-BIT W/LCD TOUCH 176-LQFP
標(biāo)準(zhǔn)包裝： 40
系列： MCF5227x
核心處理器： Coldfire V2
芯體尺寸： 32-位
速度： 120MHz
連通性： CAN，EBI/EMI，I²C，SPI，SSI，UART/USART，USB OTG
外圍設(shè)備： DMA，LCD，PWM，WDT
輸入/輸出數(shù)： 47
程序存儲器類型： ROMless
RAM 容量： 128K x 8
電壓 - 電源 (Vcc/Vdd)： 1.4 V ~ 1.6 V
振蕩器型： 外部
工作溫度： -40°C ~ 85°C
封裝/外殼： 176-LQFP
包裝： 托盤
MCF5227x ColdFire Microprocessor Data Sheet, Rev. 8
Electrical Characteristics
Freescale Semiconductor
26
DD8
Data and Data Mask Output Hold (DQS
→DQ) Relative
to DQS (DDR Write Mode)
tDQDMI
1.0
—
ns
7
DD9
Input Data Skew Relative to DQS (Input Setup)
tDVDQ
—1
ns
8
DD10 Input Data Hold Relative to DQS
tDIDQ
0.25
× SD_CLK
+0.5ns
—ns
9
DD11 DQS falling edge from SDCLK rising (output hold time) tDQLSDCH
0.5
—
ns
1 The frequency of operation is either 2x or 4x the FB_CLK frequency of operation. FlexBus and SDRAM clock operate at the
same frequency as the internal bus clock.
2 SD_CLK is one SDRAM clock in ns.
3 Pulse-width high plus pulse-width low cannot exceed minimum or maximum clock period.
4 Command output valid should be one-half the memory bus clock (SD_CLK) plus some minor adjustments for process,
temperature, and voltage variations.
5 This specification relates to the required input setup time of today’s DDR memories. The device’s output setup should be larger
than the input setup of the DDR memories. If it is not larger, then the input setup on the memory will be in violation.
MEM_DATA[31:24] is relative to MEM_DQS[3], MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to
MEM_DQS[1], and MEM_DATA[7:0] is relative MEM_DQS[0].
6 The first data beat will be valid before the first rising edge of DQS and after the DQS write preamble. The remaining data beats
will be valid for each subsequent DQS edge.
7 This specification relates to the required hold time of today’s DDR memories. MEM_DATA[31:24] is relative to MEM_DQS[3],
MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to MEM_DQS[1], and MEM_DATA[7:0] is relative
MEM_DQS[0].
8 Data input skew is derived from each DQS clock edge. It begins with a DQS transition and ends when the last data line
becomes valid. This input skew must include DDR memory output skew and system-level board skew (due to routing or other
factors).
9 Data input hold is derived from each DQS clock edge. It begins with a DQS transition and ends when the first data line becomes
invalid.
Table 15. DDR Timing Specifications (continued)
Num
Characteristic
Symbol
Min
Max
Unit
Notes
相關(guān)PDF資料
PDF描述
MC9S08DZ16CLF IC MCU 16K FLASH 1K RAM 48-LQFP
MK20DX128VLH5 IC ARM CORTEX MCU 128KB 64LQFP
MC9S08DN32CLF IC MCU 32K FLASH 1.5K RAM48-LQFP
MC9S08DV32CLC IC MCU 32K FLASH 2K RAM 32-LQFP
PCF51JM64EVLK MCU 32BIT 64K FLASH 80-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF52277CVM160J 制造商:Freescale Semiconductor 功能描述:32-BIT MICRO W/LCD-TOUCH - Bulk
PCF5234CVM150J 制造商:Freescale Semiconductor 功能描述:V2CORE 64KSRAM ITC COMP - Bulk
PCF5235CVM150J 功能描述:微處理器 - MPU MCF5235 V2CORE 64K SRAM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
PCF5251VM 制造商:Freescale Semiconductor 功能描述:
PCF5270AB100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:32-bit Embedded Controller Division
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*