- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB2466-HV1.2 (SIEMENS A G) Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC PDF資料下載
參數(shù)資料
| 型號(hào)： | PEB2466-HV1.2 |
| 廠商： | SIEMENS A G |
| 元件分類： | 編解碼器 |
| 英文描述： | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
| 中文描述： | A/MU-LAW, PCM CODEC, PQFP64 |
| 文件頁(yè)數(shù)： | 10/82頁(yè) |
| 文件大?。?/td> | 3330K |
| 代理商： | PEB2466-HV1.2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
PEB 2466
General Description
Semiconductor Group
10
02.97
1.3
Pin Definition and Functions
Pin No. Symbol
Input (I)
Output (O)
Function
Common Pins for all Channels
24
21
V
DDD
GNDD
I
I
+ 5 V supply for the digital circuitry
1)
Ground Digital, not internally connected to
GNDA1,2,3,4
All digital signals are referred to this pin
+ 5 V Analog supply voltage for channel 1 and 2
1)
+ 5 V Analog supply voltage for channel 3 and 4
1)
Reference voltage, has to be connected to a 220 nF
cap. to ground, can also be used as virtual ground
for analog inputs and outputs (high-ohmic buffer
needed !!!)
+ 5 V Analog supply voltage (100 nF cap. required)
Frame synchronization clock, 8 kHz, identifies the
beginning of the frame, individual time slots are
referenced to this pin, FSC must be synchronous to
PCLK
Data clock 128 to 8192 kHz, determines the rate at
which PCM data is shifted into or out of the
PCM-ports
PCM-interface: Receive PCM data from
PCM-highway B, data for each channel is received
in 8 bit bursts every 125
μ
s
PCM-interface: Transmit PCM data to PCM-highway
B, data for each channel is transmitted in 8 bit burst
every 125
μ
s
PCM-interface: Transmit control output B, is active if
data is transmitted via DXB, active low, open drain
PCM-interface: Receive PCM data from
PCM-highway A, data for each channel is received
in 8 bit bursts every 125
μ
s
PCM-interface: Transmit PCM data to PCM-highway
A, data for each channel is transmitted in 8 bit burst
every 125
μ
s
52
61
56
V
DDA12
V
DDA34
V
REF
I
I
I/O
57
31
V
DDREF
FSC
I
I
32
PCLK
I
30
DRB
I
29
DXB
O
28
TCB
O
27
DRA
I
26
DXA
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB24902 | Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE |
| PEB3065 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEF3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3086 | ISDN SUBSCRIBER ACCESS CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2466HV2.2 | 功能描述:接口—CODEC POTS RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PEB2466-HV2.2 | 制造商:Infineon Technologies AG 功能描述:PCM CODEC, Quad, 64 Pin, Plastic, QFP |
| PEB2466HV2.2/TR | 制造商:Lantiq 功能描述: |
| PEB2466HV2.2TR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述: |
| PEB2466HV22XP | 制造商:Lantiq 功能描述:ICS FOR COMMUNICATIONS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。