- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB2466-HV1.2 (SIEMENS A G) Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC PDF資料下載
參數(shù)資料
| 型號： | PEB2466-HV1.2 |
| 廠商： | SIEMENS A G |
| 元件分類： | 編解碼器 |
| 英文描述： | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
| 中文描述： | A/MU-LAW, PCM CODEC, PQFP64 |
| 文件頁數(shù)： | 36/82頁 |
| 文件大小： | 3330K |
| 代理商： | PEB2466-HV1.2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
PEB 2466
Programming the SICOFI
-4-
μ
C
Semiconductor Group
36
02.97
3.3.4
CR3 Configuration Register 3
1)
In this case the transmit-path signal is attenuated 0.06 dB
In this case the receive-path signal is attenuated 0.12 dB
2)
Bit 7
0
Test-Loops
AGX
AGR
D-HPX
D-HPR
Test-Loops
4 bit field for selection of Analog and Digital Loop Backs
0 0 0 0:
0 0 0 1:
ALB-PFI
0 0 1 1:
ALB-4M
0 1 0 0:
ALB-PCM
No loop back is selected (normal operation)
Analog loop back via PREFI-POFI is selected
Analog loop back via 4 MHz is selected
Analog loop back via 8 kHz (PCM) is selected
(attention: special settings necessary)
Analog loop back via 8 kHz (linear) is selected
Digital loop back via analog port is selected
Digital loop back via 4 MHz is selected
Digital loop back via 128 kHz is selected
Digital loop back via 64 kHz is selected
Digital loop back via PCM-registers is selected
0 1 0 1:
1 0 0 0:
1 0 0 1:
1 1 0 0:
1 1 0 1:
1 1 1 1:
ALB-8K
DLB-ANA
DLB-4M
DLB-128K
DLB-64K
DLB-PCM
AGX
Analog gain in transmit direction
AGX = 0:
Analog gain is disabled
AGX = 1:
Analog gain is enabled (6.02 dB amplification)
AGR
Analog gain in receive direction
AGR = 0:
Analog gain is disabled
AGR = 1:
Analog gain is enabled (6.02 dB attenuation)
D-HPX
Disable highpass in transmit direction
D-HPX = 0:
Transmit high pass is enabled
D-HPX = 1:
Transmit high pass is disabled
1)
D-HPR
Disable highpass in receive direction
D-HPR = 0:
Receive high pass is enabled
D-HPR = 1:
Receive high pass is disabled
2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB24902 | Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE |
| PEB3065 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEF3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3086 | ISDN SUBSCRIBER ACCESS CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2466HV2.2 | 功能描述:接口—CODEC POTS RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PEB2466-HV2.2 | 制造商:Infineon Technologies AG 功能描述:PCM CODEC, Quad, 64 Pin, Plastic, QFP |
| PEB2466HV2.2/TR | 制造商:Lantiq 功能描述: |
| PEB2466HV2.2TR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述: |
| PEB2466HV22XP | 制造商:Lantiq 功能描述:ICS FOR COMMUNICATIONS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。