參數(shù)資料
型號(hào): PEB2466-HV1.2
廠商: SIEMENS A G
元件分類: 編解碼器
英文描述: Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC
中文描述: A/MU-LAW, PCM CODEC, PQFP64
文件頁(yè)數(shù): 51/82頁(yè)
文件大?。?/td> 3330K
代理商: PEB2466-HV1.2
PEB 2466
Programming the SICOFI
-4-
μ
C
Semiconductor Group
51
02.97
RESET (Basic Setting Mode)
Upon initial application of
V
DD
or resetting pin RESET to ‘0’ during operation, or by
software-reset (see XOP command), the SICOFI-4-
μ
C enters a basic setting mode.
Basic setting means, that the SICOFI-4-
μ
C configuration registers CR0... CR6 and
XR0... XR7 are initialized to ‘0’ for all channels.
All programmable filters are disabled, all programmable command/indication pins are
inputs. The two tone generators as well as any testmodes are disabled. There is no
persistence checking. Receive signaling registers are cleared. DOUT-pin is in high
impedance state, the analog outputs and the signaling outputs are forced to ground.
If any voltage is applied to any input-pin before initial application of
V
DD
, the SICOFI-4-
μ
C
may not enter the basic setting mode. In this case it is necessary to reset the
SICOFI-4-
μ
C or to initialize the SICOFI-4-
μ
C configuration registers to ‘0’.
The SICOFI-4-
μ
C leaves this mode automatically after the RESET-pin is released.
Standby Mode
After releasing the RESET-pin, (RESET-state), the SICOFI-4-
μ
C will enter the Standby
mode. The SICOFI-4-
μ
C is forced to standby mode with the PU-bit set to ‘0’ in the
CR1-register (POWERDOWN). All 4 channels must be programmed separately. During
standby mode the serial SICOFI-4-
μ
C
μ
-Controller interface is ready to receive and
transmit commands and data. Received voice data on DRA, DRB-pin will be ignored.
SICOFI-4-
μ
C configuration registers and Coefficient-RAM can be loaded and read back
in this mode. Data on signaling input pins can be read via the
μ
-Controller interface.
CR0.. CR6
XR0.. XR7
Coefficient-RAM
Command Stack
DIN-input
DOUT-output
VOUT1,2,3,4
SBx_y
SOx_y
00
H
00
H
Old value
Cleared
Ignored
High impedance
GNDA1,2,3,4
Input
GNDD
DXA, DXB
VOUT1, 2, 3, 4
High ‘Z’
GNDA1, 2, 3, 4
相關(guān)PDF資料
PDF描述
PEB24902 Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE
PEB3065 Signal Processing Subscriber Line Interface Codec Filter SLICOF
PEB3065NV3.2 Signal Processing Subscriber Line Interface Codec Filter SLICOF
PEF3065NV3.2 Signal Processing Subscriber Line Interface Codec Filter SLICOF
PEB3086 ISDN SUBSCRIBER ACCESS CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEB2466HV2.2 功能描述:接口—CODEC POTS RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
PEB2466-HV2.2 制造商:Infineon Technologies AG 功能描述:PCM CODEC, Quad, 64 Pin, Plastic, QFP
PEB2466HV2.2/TR 制造商:Lantiq 功能描述:
PEB2466HV2.2TR 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述:
PEB2466HV22XP 制造商:Lantiq 功能描述:ICS FOR COMMUNICATIONS