- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB24902 (SIEMENS A G) Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE PDF資料下載
參數(shù)資料
| 型號(hào)： | PEB24902 |
| 廠商： | SIEMENS A G |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER, PQFP64 |
| 文件頁數(shù)： | 24/50頁 |
| 文件大?。?/td> | 502K |
| 代理商： | PEB24902 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
PEB 24902
PEF 24902
Technical Description
Semiconductor Group
24
05.96
3.2.1
A first order low pass anti alias filter is provided at the input of the ADC. The ADC is a
sigma-delta modulator of second order using a clock rate of 15.36 MHz. During normal
operation the ADC evaluates the signal at AINx and BINx. The ADC evaluates the signal
at AOUTx and BOUTx while the analogue loop-back is activated.
The maximum peak input voltage between AINx and BINx is defined as the minimum
input voltage that results in a continuous series of high or low at the PDMx pin. A larger
input signal will be clipped. An increasing positive voltage at AINx - BINx will result in an
increasing number of high states at the PDMx pin. Hence, the maximum positive voltage
at AINx - BINx results in a series of high whereas the maximum negative voltage results
in a series of low. The average percentage of high states obtained with a given input
voltage is referred to as gain of the ADC. It is expressed in %/Volt. The ADC offset is the
difference in % from the ideal 50 % high states with no input signal, transferred back to
the input voltage using the ADC gain.
The maximum signal to noise ratio is achieved by signals of approximately 65% of the
maximum peak input signal voltage. The signal to noise ratio is evaluated with a digital
third order low pass filter applied to the digital data stream. The filter transfer function
zeroes are at 80 kHz, 80 kHz and 160 kHz.
Table 5
Specified Data of the Analogue-to-Digital Converter
Analogue-to-Digital Converter
Parameter
Limit Values
min.
typ.
70
72
Unit Test Condition
max.
Signal/Noise
(sine wave 1.5 Vpp between
AINx/BINx)
dB
range function deacti-
vated, all line ports
sending random 2B1Q
pattern into 98
load
range function deacti-
vated, all line ports
sending random 2B1Q
pattern into 98
load
range function
deactivated
Signal/(Noise+ Distortion)
(sine wave 0.4 Vpp between
AINx/BINx)
59.5
61.5
dB
Signal/(Noise+Distortion)
(sine wave 1.5
V
pp between
AINx/BINx)
Signal/(Noise+Distortion)
(sine wave 2.0 Vpp between
AINx/BINx)
Signal/(Noise + Distortion)
(sine wave 3 Vpp between AINx/
BINx)
65
68
dB
60
dB
range function
deactivated
60
dB
range function
activated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB3065 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEF3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3086 | ISDN SUBSCRIBER ACCESS CONTROLLER |
| PEB31665 | NMultichannel Subscriber Line Interface Concept MuSLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB24902/11 | 制造商:PULSE 制造商全稱:Pulse A Technitrol Company 功能描述:TELECOMMUNICATIONS PRODUCTS |
| PEB24902H | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB24902-HV1.1 | 制造商:Siemens 功能描述:Part Number Only |
| PEB24902HV2.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB24902HV21XP | 制造商:Lantiq 功能描述:ISDN U 1-Line 15.36Mbps 5V 64-Pin MQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。