- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB24902 (SIEMENS A G) Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE PDF資料下載
參數(shù)資料
| 型號： | PEB24902 |
| 廠商： | SIEMENS A G |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER, PQFP64 |
| 文件頁數(shù)： | 33/50頁 |
| 文件大?。?/td> | 502K |
| 代理商： | PEB24902 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
PEB 24902
PEF 24902
Technical Description
Semiconductor Group
33
05.96
3.2.7
Transmit path, receive path and auxiliary functions of the analog line port are switched
to a low power consuming mode when the power down function is activated. This implies
the following:
– The ADC, the relevant pin PDMx is tied to GND.
– The DAC and the output buffer; the pins AOUTx BOUTx are tied to GND.
– The internal DC voltage reference is switched off. The VREFx pin stays at
approximately 2.5 V
– The range and the loop functions are deactivated.
The digital interface, the PLL, and the level detection are not affected by the powerdown.
Power down
3.2.8
When applying power to the Quad IEC AFE an internal power-on-reset is generated to
reset the PLL/oscillator and to set CL15 to an input. CL15 remains an input until a clock
signal is detected in the oscillator. As long as no 15.36 MHz master clock is detected the
PLL control functions are switched off.
Power-on-Reset
3.2.9
The reset is activated by setting pin RES to low. The following functions are reset:
– The reset activates the powerdown of all line ports.
– The synchronization of the digital interface is initialized.
– The data on SDX is ignored during reset.
– SDR is set to low
– The range and the loop functions of all line ports are deactivated
– The PLL is reset to it’s nominal frequency and starts to resynchronize after 130 ns.
All settings are maintained until RES is high and the digital interface is synchronized.
Reset
3.3
On the digital interface transmit and receive data is exchanged as well as control
information for the start-up procedure. The ADC output is transferred to the Quad IEC
Digital Interface
Threshold of level detect (4B3T)
DC level of level detect (common mode level)
10
0
30
3
mV
V
Table 8
Specified Data of the Level Detection Circuit
Parameter
Limit Values
min.
typ.
Unit
max.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB3065 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEF3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3086 | ISDN SUBSCRIBER ACCESS CONTROLLER |
| PEB31665 | NMultichannel Subscriber Line Interface Concept MuSLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB24902/11 | 制造商:PULSE 制造商全稱:Pulse A Technitrol Company 功能描述:TELECOMMUNICATIONS PRODUCTS |
| PEB24902H | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB24902-HV1.1 | 制造商:Siemens 功能描述:Part Number Only |
| PEB24902HV2.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB24902HV21XP | 制造商:Lantiq 功能描述:ISDN U 1-Line 15.36Mbps 5V 64-Pin MQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。