E
AP-523
11
Vcc
P
L
pin
∞
ESD
Diodes
Package
Boundary
Figure 8. Tolerant ESD Diodes
3.3.1.
3.3V TOLERANT SIGNALS
The 3.3V tolerant buffers are open drain. When the V
CC
P
supply is on, and the 3.3V supply is off, the ESD
protection diodes of the buffers are reverse biased and no
power is supplied to the signal lines. As the processor
sees RESET#, the outputs switch to the high or inactive
state so bus contention after 3.3V comes up is avoided.
If the 3.3V supply is on while the V
CC
P supply is off, the
3.3V supply will deliver current to the Pentium Pro
processor core through the string of three ESD protection
diodes connecting the pads to V
CC
. If a pull-up is used
for the high level of the signals, then 150 ohms will allow
a maximum of only 9 mA of current to be supplied to the
core per pad cell. If the inputs are driven by a CMOS
output, then the current from the output should be limited
to 200 mA maximum output current per Pentium Pro
processor pin.
If V
CC
P is used as the high level for the 3.3V tolerant
signals, then no sequencing issue exists.
3.3.2.
GTL+ SIGNALS
The GTL+ outputs are also open drain. When the V
CC
P
supply is on and V
TT
is off, all inputs appear low and
there will be no current flowing on the GTL+ bus.
If V
TT
is on and V
CC
P is off, the GTL+ bus will attempt
to power up the core through the ESD protection diode.
The resulting V
CC
level will be low enough that no
significant current will be consumed by the core.
25
Vtt
Vcc
P
Driver
∞
ESD Diode
Package
Boundary
Figure 9. GTL+ ESD Diodes
NOTE
Every device on the bus must have power in
order for the GTL+ bus to operate properly.
3.3.3.
MEMORY SIDE SIGNALS
The 5V tolerant signals are internally buffered in a
similar manner. When using 3.3V DRAM there are no
memory side sequencing issues. When the 5V supply is
on to 5V DRAM and the 3.3V memory controller supply
is off, the CAS lines may be floating. This could cause
the DRAM to drive 5V signals to a component that has
no voltage applied. The system should provide weak
pull-ups to 5V on the CAS lines to prevent the 5V
DRAM devices from driving 3.3V inputs when there is
no power to the memory controller.
By providing the memory controller with the
PWRGOOD signal (as described in Section 1.1), it will
drive the CAS lines of the DRAM inactive, and reset the
data buffers as soon as it receives 3.3V. This will hold
the DRAM outputs off and keep the chipset buffer
components in reset during a period of power supply
stabilization. This includes a poor V
TT
that would
prevent the GTL+ bus RESET# signal from being created
correctly. This action protects these devices from
producing bus contention between themselves.
3.3.4.
PCI SIDE SIGNALS
PCI_RST# tells all PCI devices to remain in a tri-state
condition. This signal will be held active by the PCI bus
controller when it is receiving power and its PWR_GD
signal is inactive. The PCI bus controller will also tri-
state its signals during this time. In addition, the PCI