參數(shù)資料
型號： PI7C7300NA
廠商： PERICOM SEMICONDUCTOR CORP
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, PBGA272
封裝： PLASTIC, BGA-272
文件頁數(shù)： 2/119頁
文件大?。?/td> 880K
代理商： PI7C7300NA
PI7C7300
3-PORT PCI-to-PCI BRIDGE
Advanced Information
x
06/04/02 Revision 1.07
GENERAL INFORMATION (CONTINUED) ......................................................................................................3
FREQUENTLY ASKED QUESTIONS.............................................................................................................4
1.
What is the function of SCAN_EN?............................................................................................4
2.
What is the function of SCAN_TM#?..........................................................................................4
3.
How do you use the external arbiter?.........................................................................................4
4.
What is the purpose of having JP1, JP2, and JP3? ...................................................................4
5.
What is the purpose for having U17, U19, and U20?.................................................................4
6.
How is the evaluation board constructed? .................................................................................4
7.
What is the function of S_CLKIN?..............................................................................................4
8.
What clock frequency combinations does the PI7C7300 support?............................................5
9.
How are the JTAG signals being connected? ............................................................................5
APPENDIX C SCHEMATICS ...............................................................................................................C-2
APPENDIX D ADDRESSES.................................................................................................................D-1
LIST OF TABLES
TABLE 4-1. PCI TRANSACTIONS...................................................................................................... 12
TABLE 4-2. WRITE TRANSACTION FORWARDING .............................................................................. 14
TABLE 4-3. WRITE TRANSACTION DISCONNECT ADDRESS BOUNDARIES ........................................... 16
TABLE 4-4. READ PREFETCH ADDRESS BOUNDARIES....................................................................... 18
TABLE 4-5. READ TRANSACTION PREFETCHING ............................................................................... 18
TABLE 4-6. DEVICE NUMBER TO IDSEL S1_AD OR S2_AD PIN MAPPING........................................ 23
TABLE 4-7. DELAYED WRITE TARGET TERMINATION RESPONSE....................................................... 27
TABLE 4-8. RESPONSE TO POSTED WRITE TARGET TERMINATION.................................................... 28
TABLE 4-9. RESPONSE TO DELAYED READ TARGET TERMINATION.................................................... 29
TABLE 6-1. SUMMARY OF TRANSACTION ORDERING......................................................................... 39
TABLE 7-1. SETTING THE PRIMARY INTERFACE DETECTED PARITY ERROR BIT.................................. 47
TABLE 7-2. SETTING SECONDARY INTERFACE DETECTED PARITY ERROR BIT ................................... 47
TABLE 7-3. SETTING PRIMARY INTERFACE DATA PARITY ERROR BIT ................................................ 48
TABLE 7-4. SETTING SECONDARY INTERFACE DATA PARITY DETECTED BIT ...................................... 48
TABLE 7-5. ASSERTION OF P_PERR#............................................................................................. 49
TABLE 7-6. ASSERTION OF S_PERR#............................................................................................. 49
TABLE 7-7. ASSERTION OF P_SERR# FOR DATA PARITY ERRORS ................................................... 50
TABLE 16-1. TAP PINS................................................................................................................... 86
TABLE 15-2. JTAG BOUNDARY REGISTER ORDER........................................................................... 88
LIST OF FIGURES
FIGURE 9-1. SECONDARY ARBITER EXAMPLE .................................................................................................... 55
FIGURE 16-1. TEST ACCESS PORT BLOCK DIAGRAM ........................................................................................ 85
FIGURE 17-1. PCI SIGNAL TIMING MEASUREMENT CONDITIONS ...................................................................... 92
FIGURE 18.1. 272-PIN PBGA PACKAGE............................................................................................................. 94
相關(guān)PDF資料
PDF描述
PIC-PROJ2 SOT-23, Rail-to-Rail Output, Picoamp Input Current Precision Op Amp; Package: SOT; No of Pins: 5; Temperature Range: 0°C to +70°C
PIC-TDB PIC TUTOR/DEV BOARD
PIC16C505-20/P 8-BIT, OTPROM, 20 MHz, RISC MICROCONTROLLER, PDIP14
PIC16C54CT-04I/SO 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PDSO18
PIC16C56A-20I/JW 8-BIT, UVPROM, 20 MHz, RISC MICROCONTROLLER, CDIP18
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8140A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON
PI7C8140AEVB 功能描述:界面開發(fā)工具 2 Port PCI to PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C8140AMA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge
PI7C8140AMAE 功能描述:外圍驅(qū)動器與原件 - PCI PCI -to -PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8148A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*