參數(shù)資料
型號(hào): PI7C7300NA
廠商: PERICOM SEMICONDUCTOR CORP
元件分類(lèi): 總線(xiàn)控制器
英文描述: PCI BUS CONTROLLER, PBGA272
封裝: PLASTIC, BGA-272
文件頁(yè)數(shù): 42/119頁(yè)
文件大?。?/td> 880K
代理商: PI7C7300NA
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
PI7C7300
3-PORT PCI-to-PCI BRIDGE
Advanced Information
19
06/04/02 Revision 1.07
4.7.4
Delayed Read Requests
PI7C7300 treats all read transactions as delayed read transactions, which means
that the read request from the initiator is posted into a delayed transaction queue.
Read data from the target is placed in the read data queue directed toward the initiator
bus interface and is transferred to the initiator when the initiator repeats
the read transaction.
When PI7C7300 accepts a delayed read request, it first samples the read address,
read bus command, and address parity. When IRDY# is asserted, PI7C7300 then
samples the byte enable bits for the first data phase. This information is entered into
the delayed transaction queue. PI7C7300 terminates the transaction by signaling a
target retry to the initiator. Upon reception of the target retry, the initiator is required to
continue to repeat the same read transaction until at least one data transfer is
completed, or until a target response (target abort or master abort) other than a target
retry is received.
4.7.5
Delayed Read Completion With Target
When delayed read request reaches the head of the delayed transaction queue,
PI7C7300 arbitrates for the target bus and initiates the read transaction only if all
previously queued posted write transactions have been delivered. PI7C7300 uses the
exact read address and read command captured from the initiator during the initial
delayed read request to initiate the read transaction. If the read transaction is a non-
prefetchable read, PI7C7300 drives the captured byte enable bits during the next
cycle. If the transaction is a prefetchable read transaction, it drives all byte enable bits
to zero for all data phases. If PI7C7300 receives a target retry in response to the read
transaction on the target bus, it continues to repeat the read transaction until at least
one data transfer is completed, or until an error condition is encountered. If the
transaction is terminated via normal master termination or target disconnect after at
least one data transfer has been completed, PI7C7300 does not initiate any further
attempts to read more data.
If PI7C7300 is unable to obtain read data from the target after 2
24 (default) or 232
(maximum) attempts, PI7C7300 will report system error. The number of attempts is
programmable. PI7C7300 also asserts P_SERR# if the primary SERR# enable bit is
set in the command register. See Section 7.4 for information on the assertion of
P_SERR#.
Once PI7C7300 receives DEVSEL# and TRDY# from the target, it transfers the data
read to the opposite direction read data queue, pointing toward the opposite inter-face,
before terminating the transaction. For example, read data in response to a
downstream read transaction initiated on the primary bus is placed in the upstream
read data queue. The PI7C7300 can accept one DWORD of read data each PCI clock
cycle; that is, no master wait states are inserted. The number of DWORD transferred
during a delayed read transaction depends on the conditions given in Table 4–5
(assuming no disconnect is received from the target).
相關(guān)PDF資料
PDF描述
PIC-PROJ2 SOT-23, Rail-to-Rail Output, Picoamp Input Current Precision Op Amp; Package: SOT; No of Pins: 5; Temperature Range: 0°C to +70°C
PIC-TDB PIC TUTOR/DEV BOARD
PIC16C505-20/P 8-BIT, OTPROM, 20 MHz, RISC MICROCONTROLLER, PDIP14
PIC16C54CT-04I/SO 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PDSO18
PIC16C56A-20I/JW 8-BIT, UVPROM, 20 MHz, RISC MICROCONTROLLER, CDIP18
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8140A 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON
PI7C8140AEVB 功能描述:界面開(kāi)發(fā)工具 2 Port PCI to PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V
PI7C8140AMA 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge
PI7C8140AMAE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCI -to -PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8148A 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION