![](http://datasheet.mmic.net.cn/330000/PM73487-PI_datasheet_16444394/PM73487-PI_185.png)
PM73487 QRT
PMC-Sierra, Inc.
PMC-980618
Issue 3
622 Mbps ATMTraffic Management Device
Released
Datasheet
173
8.10
Test Access to Transmit Swith Element RAM (TS_RAM)
Address: 180000
h
(600000
h
byte)
Index:
1
h
Number of entries: 192 (12 cells)
Type: Read/Write during SW_RESET (refer to
“SW_RESET” on page 101
).
Format: Refer to the following table.
9
EXTERNAL RAM MEMORY MAP
9.1
The external RAM contains:
Address Lookup RAM (AL_RAM)
Channel RAM (CH_RAM)
Channel Head/Tail and Statistics RAM (AB_RAM)
Receive Cell Buffer SDRAM/SGRAM (RX_DRAM)
Transmit Cell Buffers SDRAM/SGRAM (TX_DRAM)
The following is a memory map of the external RAM, including addresses for the possible
SRAM_CONFIG values.
External RAM Summary
NOTES:
All ports marked as “Reserved” must be initialized to 0 at initial setup. Software modifications to these
locations after setup may cause incorrect operation.
All read/write port bits marked “Not used” must be written with the value 0 to maintain software com-
patibility with future versions.
All read-only port bits marked “Not used” are driven with a 0 and should be masked off by the software
to maintain compatibility with future versions.
Field (Bits)
Description
TX_SWITCH_ELEMENT_RAM
(31:0)
Test access to the TS_RAM.
Byte
Address
Long Address
Name
Description
800000
h
200000
h
Address Lookup RAM (AL_RAM)
Contains the address lookup tables, linked
lists, and multicast pointer FIFOs.
1000000
h
400000
h
Channel RAM (CH_RAM)
Contains the channel tables.
1800000
h
600000
h
AB_RAM
Contains the head and tail pointers for the
receive channel queues.
2000000
h
800000
h
Receive Cell Buffer SDRAM/SGRAM
(RX_DRAM_REGISTER)
Receive buffer SDRAM/SGRAM.
3000000
h
C00000
h
Transmit Cell Buffers SDRAM/SGRAM
(TX_DRAM_REGISTER)
Transmit buffer SDRAM/SGRAM.