- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378056 > PM7366-BI (PMC-SIERRA INC) TVS BI-DIR 30V 1500W DO-201 PDF資料下載
參數(shù)資料
| 型號(hào)： | PM7366-BI |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | TVS BI-DIR 30V 1500W DO-201 |
| 中文描述： | 8 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, PBGA256 |
| 封裝： | 27 X 27 MM, 1.45 MM HEIGHT, SBGA-256 |
| 文件頁數(shù)： | 82/286頁 |
| 文件大?。?/td> | 2243K |
| 代理商： | PM7366-BI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁當(dāng)前第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁
RELEASED
DATA SHEET
PM7366 FREEDM-8
ISSUE 4
PMC-1970930
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
69
instead of the number of full blocks reduces the amount of information the roamer must store in
its state RAM.
The partial packet roamer records the FIFO free space and end-of-packet count for all channel
FIFOs. When the reader signals that a block has been read, the roamer increments the FIFO
free space and sets a per-channel request flag if the free space is greater than the limit set by
XFER[2:0]. The roamer also decrements the end-of-packet count when the reader signals that it
has passed an end of a packet to the HDLC processor. If the HDLC is transmitting a packet and
the FIFO free space is greater than the free space trigger level and there are no complete packets
within the FIFO (end-of-packet count equal to zero), a per-channel expedite flag is set. The
roamer searches the expedite flags in a round-robin fashion to decide which channel FIFO should
make expedited data requests to the TMAC block. If no expedite flags are set, the roamer
searches the request flags in a round-robin fashion to decide which channel FIFO should make
regular data requests to the TMAC block. The roamer informs the partial packet writer of the
channel FIFO to process, the FIFO free space and the type of request it should make. The writer
sends a request for data to the TMAC block and writes the response data to the channel FIFO
setting block full flags. The writer reports back to the roamer the number of blocks and end-of-
packets transferred. The maximum amount of data transferred during one request is limited by a
software programmable limit.
The configuration of the HDLC processor is accessed using indirect channel read and write
operations as well as indirect block read and write operations. When an indirect operation is
performed, the information is accessed from RAM during a null clock cycle identified by the TCAS
block. Writing new provisioning data to a channel resets the entire state vector.
9.8
Transmit Channel Assigner
The Transmit Channel Assigner block (TCAS) processes up to 128 channels. Data for all
channels is sourced from a single byte-serial stream from the Transmit HDLC Controller / Partial
Packet Buffer block (THDL). The TCAS demultiplexes the data and assigns each byte to any one
of 8 links. Each link is independent and has its own associated clock. For each high-speed link
(TD[2:0]), the TCAS provides a six byte FIFO. For the remaining links (TD[7:3]), the TCAS
provides a holding register. The TCAS also performs parallel to serial conversion to form a bit-
serial stream. In the event where multiple links are in need of data, TCAS requests data from
upstream blocks on a fixed priority basis with link TD[0] having the highest priority and link TD[7]
the lowest.
Links containing a T1 or an E1 stream may be channelised. Data at each time-slot may be
independently assigned to be sourced from a different channel. The link clock is only active
during time-slots 1 to 24 of a T1 stream and is inactive during the frame bit. Similarly, the clock is
only active during time-slots 1 to 31 of an E1 stream and is inactive during the FAS and NFAS
framing bytes. The most significant bit of time-slot 1 of a channelised link is identified by noting
the absence of the clock and its re-activation. With knowledge of the transmit link and time-slot
identity, the TCAS performs a table look-up to identify the channel from which a data byte is to be
sourced.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM7366-PI | FRAME ENGINE AND DATA LINK MANAGER |
| PM7367-PI | DIODE 1N4002 RECTIFYING |
| PM7367 | 32 link, 32 Channel Data Link Manager with PCI Interface |
| PM7375 | ATM SAR and PHY Processor for PCI Bus |
| PM7375-SC | LOCAL ATM SAR & PHYSICAL LAYER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM7366-PI | 制造商:PMC-Sierra 功能描述: |
| PM7367 | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM7367-PI | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM-737 | 制造商:Eclipse Tools 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。