- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376329 > RTL8100CL-LF (Electronic Theatre Controls, Inc.) SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT PDF資料下載
參數(shù)資料
| 型號： | RTL8100CL-LF |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| 中文描述： | 單芯片快速以太網(wǎng)控制器電源管理 |
| 文件頁數(shù)： | 14/73頁 |
| 文件大小： | 652K |
| 代理商： | RTL8100CL-LF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
RTL8100C & RTL8100CL
Datasheet
Single-Chip Fast Ethernet Controller
6
Track ID: JATR-1076-21 Rev. 1.06
5.2. PCI Interface
Table 2. PCI Interface
Description
PCI Address and Data Multiplexed Pins.
Symbol
AD31-0
Type
T/S
Pin No
33, 34, 36, 37, 39, 40,
42, 43, 47, 49, 50, 53,
55, 57, 58, 59, 79, 82,
83, 85, 86, 87, 89, 90,
93, 95, 96, 97, 98, 103,
104
44, 60, 77, 92
28
C/BE3-0
CLK
T/S
I
PCI Bus Command and Byte Enables Multiplexed Pins.
Clock.
This PCI Bus clock provides timing for all transactions and bus
phases, and is input to PCI devices. The rising edge defines the start
of each phase. The clock frequency ranges from 0 to 40MHz. For
normal network operation, the RTL8100C(L) requires a minimum
PCI clock frequency of 16.75MHz.
Device Select.
As a bus master, the RTL8100C (L) samples this signal to ensure that
a PCI target recognizes the destination address for the data transfer.
As a target, the RTL8100C(L) asserts this signal low when it
recognizes its target address after FRAMEB is asserted.
Cycle Frame.
As a bus master, this pin indicates the beginning and duration of an
access. FRAMEB is asserted low to indicate the start of a bus
transaction. While FRAMEB is asserted, data transfer continues.
When FRAMEB is deasserted, the transaction is in the final data
phase.
As a target, the device monitors this signal before decoding the
address to check if the current transaction is addressed to it.
Grant.
This signal is asserted low to indicate to the RTL8100C(L) that the
central arbiter has granted ownership of the bus to the RTL8100C(L).
This input is used when the RTL8100C(L) is acting as a bus master.
Request.
The RTL8100C(L) will assert this signal low to request the
ownership of the bus from the central arbiter.
Initialization Device Select.
This pin allows the RTL8100C(L) to identify when configuration
read/write transactions are intended for it.
INTAB.
Used to request an interrupt. It is asserted low when an interrupt
condition occurs, as defined by the Interrupt Status, Interrupt Mask
and Interrupt Enable registers.
DEVSELB
S/T/S
68
FRAMEB
S/T/S
61
GNTB
I
29
REQB
T/S
30
IDSEL
I
46
INTAB
O/D
25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RTL8100C | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100C-LF | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100CL | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8130 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8100L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
| RTL8101LLQFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
| RTL8101LQFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。