- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376329 > RTL8100CL-LF (Electronic Theatre Controls, Inc.) SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT PDF資料下載
參數(shù)資料
| 型號(hào)： | RTL8100CL-LF |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| 中文描述： | 單芯片快速以太網(wǎng)控制器電源管理 |
| 文件頁數(shù)： | 31/73頁 |
| 文件大?。?/td> | 652K |
| 代理商： | RTL8100CL-LF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
RTL8100C & RTL8100CL
Datasheet
Single-Chip Fast Ethernet Controller
23
Track ID: JATR-1076-21 Rev. 1.06
5.18. CONFIG 0: Configuration Register 0
(Offset 0051h, R/W)
Table 18. CONFIG 0: Configuration Register 0
Symbol
Description
SCR
Scrambler Mode.
Always 0.
PCS
PCS Mode.
Always 0.
T10
10Mbps Mode.
Always 0.
PL1, PL0
10Mbps Medium Type.
Always (PL1, PL0) = (1, 0).
-
Reserved.
Bit
7
R/W
R
6
R
5
R
4-3
R
2-0
-
5.19. CONFIG 1: Configuration Register 1
(Offset 0052h, R/W)
Table 19. CONFIG 1: Configuration Register 1
Symbol
Description
LEDS1-0
Refer to section 5.5 LED Interface, page 8, for a detailed LED pin description. The
initial value of these bits comes from the 93C46.
DVRLOAD
Driver Load.
Software may use this bit to make sure that the driver has been loaded.
1: Driver loaded
0: Driver not loaded
When the command register bits IOEN, MEMEN, and BMEN of the PCI
configuration space are written, the RTL8100C(L) will clear this bit
automatically.
LWAKE active mode: The LWACT bit and LWPTN bit in CONFIG4 register
are used to program the LWAKE pin’s output signal. Depending on the
combination of these two bits, there may be 4 choices of LWAKE signal, i.e.,
active high, active low, positive (high) pulse, and negative (low) pulse. The
output pulse width is about 150ms.
The default value of each of these two bits is 0, i.e., the default output signal of
the LWAKE pin is an active high signal.
LWAKE Output
Bit
7-6
R/W
R/W
5
R/W
LWACT
0
1
0
Active high*
Active low
LWPTN
1
Positive pulse
Negative pulse
4
R/W
LWACT
Memory Mapping.
Operational registers are mapped into PCI memory space.
I/O Mapping.
Operational registers are mapped into PCI I/O space.
* Default value.
3
R
MEMMAP
2
R
IOMAP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RTL8100C | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100C-LF | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100CL | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8130 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8100L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
| RTL8101LLQFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
| RTL8101LQFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。