- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376329 > RTL8100CL-LF (Electronic Theatre Controls, Inc.) SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT PDF資料下載
參數(shù)資料
| 型號： | RTL8100CL-LF |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| 中文描述： | 單芯片快速以太網(wǎng)控制器電源管理 |
| 文件頁數(shù)： | 42/73頁 |
| 文件大?。?/td> | 652K |
| 代理商： | RTL8100CL-LF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
RTL8100C & RTL8100CL
Datasheet
Single-Chip Fast Ethernet Controller
34
Track ID: JATR-1076-21 Rev. 1.06
5.36. Config5: Configuration Register 5 (Offset 00D8h, R/W)
This register, unlike other Config registers, is not protected by the 93C46 Command register. There is no
need to enable the Config register write prior to writing to Config5.
Table 36. Config5. Configuration Register 5
Symbol
Description
-
Reserved.
BWF
Broadcast Wakeup Frame.
1: Enable Broadcast Wakeup Frame with Destination ID field mask
bytes of FF FF FF FF FF FF
0: Default value. Disable Broadcast Wakeup Frame with
Destination ID field mask bytes of FF FF FF FF FF FF
MWF
Multicast Wakeup Frame.
1: Enable Multicast Wakeup Frame with mask bytes of only the
Destination ID field, which is a multicast address
0: Default value. Disable Multicast Wakeup Frame with mask bytes
of only the Destination ID field, which is a multicast address
UWF
Unicast Wakeup Frame.
1: Enable Unicast Wakeup Frame with mask bytes of only the
Destination ID field, which is its own physical address
0: Default value. Disable Unicast Wakeup Frame with mask bytes of
only the Destination ID field, which is its own physical address
FIFOAddrPtr
FIFO Address Pointer (Realtek internal use only).
The power-on default value of this bit is 0.
LDPS
Link Down Power Saving mode.
1: Disable
0: Enable. When the cable is disconnected (Link Down), the analog
part will power itself down (PHY Tx part and part of the Twister)
automatically except for the PHY Rx part and the part of the twister
that monitors the SD signal in case the cable is reconnected and the
Link should be established again
LANWake
LANWake signal enable/disable.
1: Enable LANWake signal
0: Disable LANWake signal
PME_STS
PME_Status bit.
Always sticky/can be reset by PCI RST# and software.
1: The PME_Status bit may be reset by PCI reset or by software
0: The PME_Status bit may only be reset by software
Bit
7
6
R/W
-
R/W
5
R/W
4
R/W
3
R/W
2
R/W
1
R/W
0
R/W
相關PDF資料 |
PDF描述 |
|---|---|
| RTL8100C | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100C-LF | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100CL | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8130 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8100L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
| RTL8101LLQFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
| RTL8101LQFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
發(fā)布緊急采購，3分鐘左右您將得到回復。