參數(shù)資料
型號： RTL8100CL
廠商： Electronic Theatre Controls, Inc.
英文描述： SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
中文描述： 單芯片快速以太網(wǎng)控制器電源管理
文件頁數(shù)： 23/73頁
文件大小： 652K
代理商： RTL8100CL
RTL8100C & RTL8100CL
Datasheet
Single-Chip Fast Ethernet Controller
15
Track ID: JATR-1076-21 Rev. 1.06
5.12. Command Register (Offset 0037h, R/W)
This register is used for issuing commands to the RTL8100C(L). These commands are issued by setting the
corresponding bits for the function. A global software reset along with individual reset and enable/disable for
transmitter and receiver are provided here.
Table 12. Command Register
Symbol
Description
-
Reserved.
RST
Reset.
Setting to 1 forces the RTL8100C(L) to a software reset state which
disables the transmitter and receiver, reinitializes the FIFOs, resets
the system buffer pointer to the initial value (Tx buffer is at TSAD0,
Rx buffer is empty). The values of IDR0-5 and MAR0-7 and PCI
configuration space will have no changes. This bit is 1 during the
reset operation, and is cleared to 0 by the RTL8100C(L) when the
reset operation is complete.
RE
Receiver Enable.
When set to 1, makes the idle receive state machine active. This bit
will read back as a 1 whenever the receive state machine is active.
After initial power-up, software must ensure that the receiver has
completely reset before setting this bit. This bit will be reset after PCI
reset deassertion.
TE
Transmitter Enable.
When set to 1, and the transmit state machine is idle, then the transmit
state machine becomes active. This bit will read back as a 1 whenever
the transmit state machine is active. After initial power-up, software
must ensure that the transmitter has completely reset before setting
this bit. This bit will be reset after PCI reset deassertion.
-
Reserved.
BUFE
Buffer Empty.
RX Buffer Empty. There are no packets stored in the RX buffer ring.
Bit
7-5
4
R/W
-
R/W
3
R/W
2
R/W
1
0
-
R
5.13. Interrupt Mask Register (Offset 003Ch-003Dh, R/W)
This register masks the interrupts that can be generated from the Interrupt Status Register. A hardware reset
will clear all mask bits. Setting a mask bit allows the corresponding bit in the Interrupt Status Register to
cause an interrupt. The Interrupt Status Register bits are always set to 1 if the condition is present,
regardless of the state of the corresponding mask bit.
Table 13. Interrupt Mask Register
Symbol
Description
SERR
System Error Interrupt.
1: Enable
0: Disable
TimeOut
Time Out Interrupt.
1: Enable
0: Disable
Bit
15
R/W
R/W
14
R/W
相關(guān)PDF資料
PDF描述
RTL8130 REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100 REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100B REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BL REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BLLQTP REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8100C-LF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100CL-LF 制造商:Realtek Semiconductor 功能描述:RTL8100CL Series 3.6 V Fast Ethernet Controller with Power Management LQFP-128
RTL8100L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8101 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8101L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*