- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376329 > RTL8100CL (Electronic Theatre Controls, Inc.) SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT PDF資料下載
參數(shù)資料
| 型號： | RTL8100CL |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| 中文描述： | 單芯片快速以太網(wǎng)控制器電源管理 |
| 文件頁數(shù)： | 28/73頁 |
| 文件大?。?/td> | 652K |
| 代理商： | RTL8100CL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
RTL8100C & RTL8100CL
Datasheet
Single-Chip Fast Ethernet Controller
20
Track ID: JATR-1076-21 Rev. 1.06
Bit
15~13
R/W
R/W
Symbol
RXFTH2, 1, 0
Description
Rx FIFO Threshold.
Specifies the Rx FIFO Threshold level. When the number of received
data bytes from a packet that is being received into the RTL8100C(L)’s
Rx FIFO has reached this level (or the FIFO contains a complete
packet), the receive PCI bus master function will begin to transfer the
data from the FIFO to the host memory. This field sets the threshold
level according to the following table:
000 = 16 bytes
001 = 32 bytes
010 = 64 bytes
011 = 128 bytes
100 = 256 bytes
101 = 512 bytes
110 = 1024 bytes
111 = No Rx threshold. The RTL8100C(L) begins the transfer of data
after receiving a whole packet in the FIFO.
Rx Buffer Length.
This field indicates the size of the Rx ring buffer:
00 = 8k + 16 bytes
01 = 16k + 16 bytes
10 = 32K + 16 bytes
11 = 64K + 16 bytes
Max DMA Burst Size per Rx DMA Burst.
This field sets the maximum size of the receive DMA data bursts:
000 = 16 bytes
001 = 32 bytes
010 = 64 bytes
011 = 128 bytes
100 = 256 bytes
101 = 512 bytes
110 = 1024 bytes
111 = Unlimited
Wraps packet data into the beginning of the Rx buffer.
0: The RTL8100C(L) will transfer the rest of the packet data into the
beginning of the Rx buffer if this packet has not been completely moved into
the Rx buffer and the transfer has arrived at the end of the Rx buffer.
1: The RTL8100C(L) will keep moving the rest of the packet data into
the memory immediately after the end of the Rx buffer, if this packet has
not been completely moved into the Rx buffer and the transfer has
arrived at the end of the Rx buffer. The software driver must reserve at
least 1.5 Kbytes buffer to accept the remainder of the packet. We assume
that the remainder of the packet is X bytes. The next packet will be
moved into the memory from the X byte offset at the top of the Rx
buffer.
This bit is invalid when the Rx buffer is set to 64 Kbytes.
Reserved.
12, 11
R/W
RBLEN1, 0
10~8
R/W
MXDMA2, 1, 0
7
R/W
WRAP
6
-
-
相關PDF資料 |
PDF描述 |
|---|---|
| RTL8130 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100 | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100B | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100BL | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100BLLQTP | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8100C-LF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8100CL-LF | 制造商:Realtek Semiconductor 功能描述:RTL8100CL Series 3.6 V Fast Ethernet Controller with Power Management LQFP-128 |
| RTL8100L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8101L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT |
發(fā)布緊急采購，3分鐘左右您將得到回復。