參數(shù)資料
型號(hào)： RTL8100CL
廠商： Electronic Theatre Controls, Inc.
英文描述： SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
中文描述： 單芯片快速以太網(wǎng)控制器電源管理
文件頁數(shù)： 26/73頁
文件大?。?/td> 652K
代理商： RTL8100CL
RTL8100C & RTL8100CL
Datasheet
Single-Chip Fast Ethernet Controller
18
Track ID: JATR-1076-21 Rev. 1.06
Bit
25, 24
R/W
R/W
Symbol
IFG1, 0
Description
InterFrame Gap time.
This field allows the user to adjust the InterFrame Gap time below the
standard: 9.6μs for 10Mbps, 960ns for 100Mbps. The time can be
programmed from 9.6μs to 8.4μs (10Mbps) and 960ns to 840ns
(100Mbps). Note that any value other than (1, 1) will violate the
IEEE 802.3 standard.
The formula for the InterFrame Gap is:
10 Mbps: 8.4
μ
s + 0.4(IFG(1:0)) μs
100 Mbps: 840ns + 40(IFG(1:0)) ns
Hardware Version ID B.
Reserved.
Loopback test.
There will be no packets on the TX+/- lines under the Loopback test
condition. The loopback function must be independent of the link
state.
00: Normal operation
01: Reserved
10: Reserved
11: Loopback mode
Append CRC.
Setting to 1 means that there is no CRC appended at the end of a
packet. Setting to 0 means that there is a CRC appended at the end of
a packet.
Reserved.
Max DMA Burst Size per Tx DMA Burst.
This field sets the maximum size of transmit DMA data bursts
according to the following table:
000 = 16 bytes
001 = 32 bytes
010 = 64 bytes
011 = 128 bytes
100 = 256 bytes
101 = 512 bytes
110 = 1024 bytes
111 = 2048 bytes
Tx Retry Count.
These are used to specify additional transmission retries in multiple
of 16 (IEEE 802.3 CSMA/CD retry count). If the TXRR is set to 0,
the transmitter will re-transmit 16 times before aborting due to
excessive collisions. If the TXRR is set to a value greater than 0, the
transmitter will re-transmit a number of times equals to the following
formula before aborting:
Total retries = 16 + (TXRR * 16)
The TER bit in the ISR register or transmit descriptor will be set
when the transmission fails and reaches to this specified retry count.
Reserved.
Clear Abort.
Setting this bit to 1 causes the RTL8100C(L) to retransmit the packet
at the last transmitted descriptor when this transmission was aborted,
Setting this bit is only permitted in the transmit abort state.
23, 22
21~19
18, 17
R
-
HWVERID_B
-
LBK1, LBK0
R/W
16
R/W
CRC
15~11
10~8
-
-
R/W
MXDMA2, 1, 0
7-4
R/W
TXRR
3-1
0
-
-
W
CLRABT
相關(guān)PDF資料
PDF描述
RTL8130 REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100 REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100B REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BL REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BLLQTP REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8100C-LF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100CL-LF 制造商:Realtek Semiconductor 功能描述:RTL8100CL Series 3.6 V Fast Ethernet Controller with Power Management LQFP-128
RTL8100L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8101 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8101L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC97 CONTROLLER WITH POWER MANAGEMENT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*