參數(shù)資料
型號(hào)： SC28C94A1A,518
廠商： NXP Semiconductors
文件頁(yè)數(shù)： 28/39頁(yè)
文件大?。?/td> 0K
描述： IC UART QUAD W/FIFO 52-PLCC
產(chǎn)品培訓(xùn)模塊： Stand-Alone UARTs
標(biāo)準(zhǔn)包裝： 1
特點(diǎn)： 故障啟動(dòng)位檢測(cè)
通道數(shù)： 4，QUART
FIFO's： 8 字節(jié)
電源電壓： 5V
帶自動(dòng)流量控制功能： 是
帶故障啟動(dòng)位檢測(cè)功能： 是
帶調(diào)制解調(diào)器控制功能： 是
帶CMOS： 是
安裝類型： 表面貼裝
封裝/外殼： 52-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 52-PLCC（19.2x19.2）
包裝： 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面： 828 (CN2011-ZH PDF)
其它名稱： 568-1114-6
Philips Semiconductors
Product data sheet
SC28C94
Quad universal asynchronous receiver/transmitter (QUART)
2006 Aug 09
34
INTERRUPT NOTES
The following is a brief description of the new QUART “Bidding”
interrupt system, interrupt vector and the use of the Global registers.
The new features of the QUARTs have been developed to greatly
reduce the microprocessor time required to service uart interrupts.
Bus cycle times have also been enhanced. By use of the new
Current Interrupt Register (CIR) the speed of a polled system is
also improved. For example programming the SCC2692 to interrupt
on TxRDY and RxFUL would generate four interrupts for every six
characters processed along with at least two additional accesses to
the chip for each interrupt. This amounts to two non–data chip
accesses per character. In the 28C94 this has been reduced to 0.25
non data accesses per character; an eight fold improvement. In
certain conditions use of the global registers will yield a greater
improvement.
The QUART has 18 possible sources which can be programmed to
generate an interrupt:
4 Receiver channels
4 Transmitter Channels
4 Received ”Break” conditions
4 Change of State Detectors (a total of 8 ports)
2 Counter/Timers
These sources are encoded in such a way that they generate a
unique value. This value is defined by chip hardwire programming,
user programming, and the source’s present condition. The values
the sources generate are compared (at the X1 clock rate) to a user
defined Interrupt Threshold value contained in the ICR (Interrupt
Control Register). When the source’s value exceeds the threshold
the interrupt is generated. It is the source’s value which is captured
in the CIR.
The heart of the interrupt speed enhancement is attained by
allowing the interrupting source to encode its channel, interrupt type
and, if appropriate, the number of FIFO bytes requiring service. This
information is coded and transferred the CIR (Current Interrupt
Register) at the time IACKN is asserted or the command ’Update
CIR’ is executed. Upon an interrupt the processor may read this
register and in one access determine the ”who, what and how
much”. This CIR value is used to drive the interrupt vector
modification (when used) and the new ”Global” registers.
“Global” Registers
The ”Global Registers” are effectively pointers which use the
contents of the CIR to direct a read or write operation to Rx or Tx or
other source which is currently interrupting. There are four global
registers defined in the register map:
1. Global Interrupting Byte Count
2. Global Interrupting Channel
3. Global Receive FIFO Register
4. Global Transmit FIFO Register
The global receive and transmit registers operate as an indirect
address. The data read from the global receive register will be that
of the currently interrupting receiver; the data written to the global
transmit register will go to the currently interrupting transmitter. The
interesting point here is that under certain circumstances an
interrupt can be serviced without an interrogation of the chip.
For completeness it should be noted that the global registers are not
physical devices. Reads of the Global Byte and Channel registers
give the Byte count or Channel number, respectively, (right justified)
of the interrupting channel. The CIR data is mapped to these
”registers”.
Table 9.
Bidding Format
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
FUNCTION
Rx Byte count
Error
1
Channel No.
Receiver bid With error
Rx Byte count
no Error
0
1
Channel No.
Receiver bid No error
0
Tx Byte Count
1
0
Channel No.
Transmit bid
Programmable
1
0
Channel No.
Receive Break
Programmable
0
1
Channel No.
Change of State
Programmable
0
1
0
1
Channel No.
Counter/Timer
NOTES:
1. The ones and zeros above represent the hardwired positions.
2. Note the format of bits 4:2. They represent the identity of the interrupting source.
3. Bids with the highest number of contiguous MSBs win the bid.
1 1 1
Receiver with error
0 1 1
Receiver without error
x 1 0
Transmitter
1 0 0
Receiver Break detect
0 0 1
Change of State
1 0 1
Counter/Timer
0 0 0
No interrupt
In these identifiers the receivers are biased to have highest priority.
The identifier bits and the channel number bits are hardwired on the
chip. Normally the non–data interrupts would be programmed to a
low value. The programmable fields can, in some cases, make
these sources higher than a full receiver.
It would seem that a 11 programmed in the upper counter/timer bits,
for example, would cause it to interrupt nearly all the time.
This is
not true . A counter/timer that has not timed out will not bid. In a
similar fashion a receiver FIFO that is empty or a transmitter FIFO
that is full will not bid
In general terms the threshold value programmed in the ICR
(Interrupt Control Register) will reflect some fill level of the eight
character transmit and receive FIFOs that allow processor service
without underrun or overrun occurring.
Note that interrupt threshold value in the ICR is 6 bits long. This
value is aligned with the bid arbitration logic such that it bids only
相關(guān)PDF資料
PDF描述
SC16C754BIA68,518 IC UART QUAD W/FIFO 68-PLCC
SC26C92C1N,602 IC UART DUAL W/FIFO 40-DIP
SC28L91A1B,551 IC UART SINGLE W/FIFO 44-PQFP
SC28L91A1B,528 IC UART SINGLE W/FIFO 44PQFP
SC28L91A1A,529 IC UART SINGLE W/FIFO 44-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC28C94A1AB 制造商:PHILIPS-SEMI 功能描述:
SC28C94A1N 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART
SC28C94A1N,112 功能描述:IC UART QUAD W/FIFO 48-DIP RoHS:是 類別:集成電路 (IC) >> 接口 - UART（通用異步接收器/發(fā)送器） 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 特點(diǎn):* 通道數(shù):2，DUART FIFO's:16 字節(jié) 規(guī)程:RS232，RS485 電源電壓:2.25 V ~ 5.5 V 帶并行端口:- 帶自動(dòng)流量控制功能:是 帶IrDA 編碼器/解碼器:是 帶故障啟動(dòng)位檢測(cè)功能:是 帶調(diào)制解調(diào)器控制功能:是 帶CMOS:是 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:托盤 其它名稱:XR16L2551IM-F-ND
SC28L194 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad UART for 3.3V and 5V supply voltage
SC28L194A1A 功能描述:UART 接口集成電路 3V-5V 4CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*