- 您現在的位置：買賣IC網 > PDF目錄8951 > SI5364-H-GL (Silicon Laboratories Inc)IC CLOCK SONET/SDH PORT 99LFBGA PDF資料下載
參數資料
| 型號： | SI5364-H-GL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數： | 7/38頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK SONET/SDH PORT 99LFBGA |
| 標準包裝： | 168 |
| 系列： | DSPLL® |
| 類型： | 時鐘發(fā)生器，扇出緩沖器（分配） |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | CML |
| 電路數： | 1 |
| 比率 - 輸入:輸出： | 3:4 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 675MHz |
| 除法器/乘法器： | 無/是 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -20°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 99-LBGA |
| 供應商設備封裝： | 99-BGA（11x11） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
Si5364
Rev. 2.5
15
2. Functional Description
The Si5364 is a high-performance precision clock
switching and clock generation device. The Si5364
accepts up to three clock inputs in the 19 MHz range,
selects one of these clocks as the active clock input,
and generates up to four high-quality clock outputs that
are individually-programmable to be 1, 8, or 32x the
input clock frequency. Additional optional scaling by a
factor of 255/238 or 238/255 provides compatibility with
systems that provide or require clocks that are scaled
for forward error correction (FEC) rates. A typical
application for the Si5364 in SONET/SDH systems is
the generation of multiple low-jitter 19.44, 155.52, or
622.08 MHz clock outputs from a single or multiple
(redundant) 19.44 MHz reference clock sources.
The Si5364 employs Silicon Laboratories’ DSPLL
technology to provide excellent jitter performance,
minimize the external component count, and maximize
flexibility and ease of use. The Si5364’s DSPLL phase
locks to the selected clock input signal, attenuates
significant amounts of jitter, and multiplies the clock
frequency to generate the device’s SONET/SDH-
compatible clock outputs. The DSPLL loop bandwidth is
selectable, allowing the Si5364’s jitter performance to
be optimized for different applications. The Si5364 can
produce clock outputs with jitter generation as low as
an ideal solution for port card clocking in SONET/SDH
(including OC-48 and OC-192) and Gigabit Ethernet
systems.
Input clock selection and switching occurs manually or
automatically. Automatic switching is revertive or non-
revertive. The Si5364 monitors the clock input signals for
frequency accuracy and loss-of-signal and provides
frequency offset (FOS) and loss-of-signal (LOS) alarms
that are the basis for manual or automatic clock selection
decisions. Input clock switching in the Si5364 uses
Silicon Laboratories’ switching technology to minimize
the clock output phase transients normally associated
with clock rearrangement (switching). The resulting
Maximum Time Interval Error (MTIE) associated with
switching in the Si5364 is well below the limits specified
in Telcordia Technologies GR-1244-CORE for Stratum 2
and 3E clocks or Stratum 3 and 4E clocks.
The Si5364’s PLL utilizes Silicon Laboratories' DSPLL
technology to eliminate jitter, noise, and the need for
external loop filter components found in traditional PLL
implementations. A digital signal processing (DSP)
algorithm replaces the loop filter commonly found in
analog PLL designs. This algorithm processes the
phase detector error term and generates a digital
control value to adjust the frequency of the voltage-
controlled oscillator (VCO). The technology produces
low phase noise clocks with less jitter than is generated
using traditional methods. See Figure 6 for an example
phase noise plot. In addition, because external loop
filter components are not required, sensitive noise entry
points are eliminated, and the DSPLL is less susceptible
to board-level noise sources. Digital technology
provides highly-stable and consistent operation over all
process, temperature, and voltage variations. The
benefits are smaller, lower power, cleaner, more
reliable, and easier-to-use clock circuits.
2.0.1. Selectable Loop Filter Bandwidth
The digital nature of the DSPLL loop filter gives control
of the loop parameters without changing external
components. The Si5364 provides four selectable loop
bandwidth settings (800, 1600, 3200, or 6400 Hz) for
different system requirements. The loop bandwidth is
selected using the BWSEL[1:0] pins. The BWSEL[1:0]
settings and associated loop bandwidths are listed in
2.1. Clock Output Rate Selection
The Si5364’s DSPLL phase locks to the selected clock
input signal to generate an internal VCO frequency that
is a multiple of the input clock frequency. The internal
VCO frequency is divided down to produce four clock
outputs at 1, 8, or 32x the frequency of the clock input
signal. The clock rate for each clock output is selected
using the Frequency Select (FRQSEL[1:0]) pins
associated with that output. The FRQSEL[1:0] settings
and associated clock rates are listed in Table 8.
The input frequency ranges for the Si5364 are specified
in Table 3 on page 8. The output rates scale
accordingly. When a 19.44 MHz input clock is used, the
clock outputs are programmable to run at 19.44, 155.52,
or 622.08 MHz.
Table 7. Loop Bandwidth Settings
Loop Bandwidth
BWSEL1 BWSEL0
6400 Hz
1
3200 Hz
0
1600 Hz
0
1
800 Hz
1
0
Table 8. Nominal Clock Out Frequencies
Output Clock Frequency
FSEL1
FSEL0
622.08 MHz (32x multiplier)
1
155.52 MHz (8x multiplier)
1
0
19.44 MHz (1x multiplier)
0
1
Driver Powerdown
0
相關PDF資料 |
PDF描述 |
|---|---|
| VE-26H-MW-F4 | CONVERTER MOD DC/DC 52V 100W |
| SI5321-H-GL | IC CLOCK MULT SONET/SDH 63LFBGA |
| VE-JVJ-MZ-F3 | CONVERTER MOD DC/DC 36V 25W |
| VE-26H-MW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VE-26H-MW-F1 | CONVERTER MOD DC/DC 52V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Si5364-H-GLR | 功能描述:時鐘發(fā)生器及支持產品 SONET/SDH Precision 19MHz 155MHz 622MHz RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5365 | 制造商:SILABS 制造商全稱:SILABS 功能描述:PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER |
| Si5365/66-EVB | 功能描述:時鐘和定時器開發(fā)工具 Si5365/Si5366 EVAL BOARD RoHS:否 制造商:Texas Instruments 產品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| Si5365-B-GQ | 功能描述:時鐘合成器/抖動清除器 PIN-PROGRAMMABLE CLK MULTIPLIER 5 OUTS RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5365-B-GQR | 制造商:Silicon Laboratories Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。