參數(shù)資料
型號: SN54ABT8240
廠商: Texas Instruments, Inc.
英文描述: Scan Test Devices With Octal Buffers(掃描測試裝置(帶八緩沖器))
中文描述: 掃描測試設(shè)備與八路緩沖器(掃描測試裝置(帶八緩沖器))
文件頁數(shù): 11/19頁
文件大?。?/td> 391K
代理商: SN54ABT8240
SN54ABT8240, SN74ABT8240
SCAN TEST DEVICES WITH OCTAL BUFFERS
SCBS484 – JULY 1994
3–11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
boundary-control-register opcode description
The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is
performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail
the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.
Table 4. Boundary-Control Register Opcodes
BINARY CODE
BIT 2
BIT 0
MSB
LSB
X00
DESCRIPTION
Sample inputs/toggle outputs (TOPSIP)
X01
Pseudo-random pattern generation/16-bit mode (PRPG)
X10
Parallel-signature analysis/16-bit mode (PSA)
011
Simultaneous PSA and PRPG/8-bit mode (PSA/PRPG)
111
Simultaneous PSA and binary count up/8-bit mode (PSA/COUNT)
It should be noted, in general, that while the control input BSCs (bits 17–16) are not included in the sample,
toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 17–16 of the BSR) do control the drive
state (active or high impedance) of the selected device output pins.
PSA input masking
Bits 10–3 of the BCR specify device input pins to be masked from PSA operations. Bit 10 selects masking for
device input pin 2A4. Bit 3 selects masking for device input pin 1A1. Bits intermediate to 10 and 3 mask
corresponding device input pins in order from most significant to least significant, as indicated in Table 3. When
the mask bit that corresponds to a particular device input has a logic 1 value, the device input pin is masked
from any PSA operation, meaning that the state of the device input pin is ignored and has no effect on the
generated signature. Otherwise, when a mask bit has a logic 0 value, the corresponding device input is not
masked from the PSA operation.
sample inputs/toggle outputs (TOPSIP)
Data appearing at the device input pins is captured in the shift-register elements of the input BSCs on each rising
edge of TCK. This data is then updated in the shadow latches of the input BSCs and applied to the inputs of
the normal on-chip logic. Data in the shift-register elements of the output BSCs is toggled on each rising edge
of TCK, updated in the shadow latches, and applied to the device output pins on each falling edge of TCK.
P
相關(guān)PDF資料
PDF描述
SN74ABT8240 Scan Test Devices With Octal Buffers(掃描測試裝置(帶八緩沖器))
SN54ABT8244 Scan Test Devices With Octal Buffers(掃描測試裝置(帶八緩沖器))
SN74ABT8244 Scan Test Devices With Octal Buffers(掃描測試裝置(帶八緩沖器))
SN54ABT828 10-Bit Buffers/Drivers With 3-State Outputs(10位緩沖器/驅(qū)動器(三態(tài)輸出))
SN74ABT828 10-Bit Buffers/Drivers With 3-State Outputs(10位緩沖器/驅(qū)動器(三態(tài)輸出))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54ABT8245 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8245_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8245_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8245_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8245FK 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS