參數(shù)資料
型號: SN54ABT8996FK
廠商: Texas Instruments, Inc.
英文描述: 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
中文描述: 10位可尋址掃描港口多點(diǎn)尋址IEEE標(biāo)準(zhǔn)1149.1的JTAG技術(shù)咨詢收發(fā)器
文件頁數(shù): 6/40頁
文件大小: 564K
代理商: SN54ABT8996FK
SN54ABT8996, SN74ABT8996
10-BIT ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS489C – AUGUST 1994 – REVISED APRIL 1999
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
architecture
Conceptually, the ASP can be viewed as a bank of switches that can connect or isolate a module-level TAP
to/from a higher-level (e.g., module-to-module) TAP. This is shown in Figure 2. The state of the switches (open
versus closed) is based on shadow protocols, which are received on PTDI and are synchronous to PTCK.
The simple architecture of the ASP allows the system designer to overcome the limitations of IEEE Std 1149.1
ringand starconfigurations. Ring configurations (in which each module’s TDO is chained to the next module’s
TDI) are of limited use in backplane environments, since removal of a module breaks the scan chain and
prevents test of the remainder of the system. Star configurations (in which all module TDOs and TDIs are
connected in parallel) are suited to the backplane environment, but, since each module must receive its own
TMS, are costly in terms of backplane routing channels. By comparison, use of the ASP allows all five IEEE
Std 1149.1 signals to be routed in multidrop fashion.
1
0
Control
CON
STDI
STCK
STMS
STDO
STRST
PTDO
PTCK
PTMS
PTDI
PTRST
BYP
A9–A0
From Multidrop,
Module-to-Module
Test Access Port
To Module-Level
Test Access Port
Figure 2. ASP Conceptual Model
As shown in the functional block diagram, the ASP comprises three major logic blocks. Blocks for
shadow-protocol receive and shadow-protocol transmit are responsible for receipt of select protocol and
transmission of acknowledge protocol, respectively. The connect-control block is responsible for TAP-state
monitor and address matching.
Some additional logic is illustrated outside of these major blocks. This additional logic is responsible for
controlling the activity of the ASP outputs based on the shadow-protocol result and/or protocol bypass [as
selected by an active (low) BYP input].
相關(guān)PDF資料
PDF描述
SN54ABT8996JT 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN54ABTE16246 11-Bit Incident-Wave Switching Bus Transceivers(11位入射波開關(guān)總線收發(fā)器(三態(tài),開路集電極輸出))
SN54ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABTH162245DGG 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABTH162245DGV 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54ABT8996JT 制造商:Texas Instruments 功能描述:ADDRESSABLE SCAN PORT 24CDIP - Rail/Tube
SN54ABTE16245 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTE16245_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTE16245WD 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTE16246 制造商:TI 制造商全稱:Texas Instruments 功能描述:11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS