參數(shù)資料
型號(hào)： ST6228CN1
廠商： 意法半導(dǎo)體
英文描述： ER 3C 3#16S SKT RECP WALL
中文描述： 8位單片機(jī)與微控制器/ D轉(zhuǎn)換器，自動(dòng)重加載定時(shí)器，UART的秘書長辦公室，安全復(fù)位和28引腳封裝
文件頁數(shù)： 54/84頁
文件大?。?/td> 561K
代理商： ST6228CN1
54/84
54
ST62T28C/E28C
U. A. R. T
(Cont’d)
4.5.4 Data Reception
The UARTcontinuously looks for a falling edge on
the input pin whenever a transmission is not ac-
tive. Once an edge is detected it waits 1 bit time (8
states) to accommodate the Start bit, and then as-
sembles the following serial data stream into the
data register. First 8 bit are stored into the UART
Data Register, while the additionnal 9th bit is
stored into the LSB of the UART Control Register
in case of the 11-bit frame MCU option has been
selected. Whenthe 10-bit frame optionis selected,
the parityof the 8 received bit is automatically writ-
ten into the LSB of the UART Control Register
(PTYEN bit).
After allbit have been received, the Receiver waits
for the duration of one bit (for the Stop bit) and
then transfersthereceived data into the buffer reg-
ister, allowing a following character to be received.
The interrupt flag RXRDY is set to 1 as the data is
transferred to the buffer register and, if enabled,
will generate an interrupt.
Figure 33. Data Sampling Points
If a transmission is started during the course of a
reception, the transmission takes priority and the
reception is stopped to free the resources for the
transmission. Thisimplies that a handshaking sys-
tem must be implemented, as polling of the UART
to detect reception is not available.
4.5.5 Interrupt Capabilities
Both reception and transmission processes can in-
duce interrupt to the core as defined in the inter-
rupt section. These interrupts are enabled by set-
ting TXIEN and RXIEN bit in the UARTCR register,
and TXMT and RXRDY flags are set accordingly
to the interrupt source.
4.5.6 Registers
UART Data Register (UARTDR)
Address: D6h, Read/Write
Bit7-Bit0. UART data bits A write to this register
loads the data into the transmit shift register and
triggers the start of transmission. In addition this
resets the transmit interrupt flag TXMT. A read of
this register returns the data from the Receive
buffer. If the automatic even parity computation is
set (Bit PTYEN set), D7 must be cleared to 0 be-
fore transmission. Only the 7 LSB D0..D6 contain
the data to be sent.
Warning
. No Read/Write Instructions may be
used with this registeras both transmit and receive
share the same address
Table 19. Baudrate Selection
VR02010
1 BIT
0
1
2
3
4
5
6
7
8
SAMPLES
7
0
D7
D6
D5
D4
D3
D2
D1
D0
BR2
BR1
BR0
f
INT
Division
Baud Rate
f
INT
= 8MHz
1200
2400
4800
9600
19200
31200
38400
76800
f
INT
= 4MHz
600
1200
2400
4800
9600
15600
19200
38400
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
6.656
3.328
1.664
832
416
256
208
104
相關(guān)PDF資料
PDF描述
ST6228CN3 CB 5C 5#16S PIN RECP WALL
ST6228CN6 ER 5C 5#16S PIN RECP WALL
ST6391 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6392B1 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6393B1 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST6228CN1/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST6228CN3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, UART, OSG, SAFE RESET AND 28-PIN PACKAGE
ST6228CN3/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST6228CN6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, UART, OSG, SAFE RESET AND 28-PIN PACKAGE
ST6228CN6/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*