- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385870 > ST6228CN1 (意法半導體) ER 3C 3#16S SKT RECP WALL PDF資料下載
參數(shù)資料
| 型號： | ST6228CN1 |
| 廠商： | 意法半導體 |
| 英文描述： | ER 3C 3#16S SKT RECP WALL |
| 中文描述： | 8位單片機與微控制器/ D轉換器，自動重加載定時器，UART的秘書長辦公室，安全復位和28引腳封裝 |
| 文件頁數(shù)： | 55/84頁 |
| 文件大小： | 561K |
| 代理商： | ST6228CN1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
55/84
55
ST62T28C/E28C
U. A. R. T
(Cont’d)
UART Control Register (UARTCR)
Address: D7h, Read/Write
Bit 7 =
RXRDY.
Receiver Ready. This flag be-
comes active as soon as a complete byte has
been received and copiedinto the receive buffer. It
may be cleared by writing a zero to it. Writing a
one is possible. If the interrupt enable bit RXIEN is
set to one, a software interrupt will be generated.
Bit 6 =
TXMT.
Transmitter Empty This flag be-
comes active as soon as a complete byte has
been sent. It maybe cleared by writing a zero to it.
It isautomatically cleared by the action of writing a
data value into the UART data register.
Bit 5 =
RXIEN.
Receive Interrupt Enable. When
this bit is set to 1, the receive interrupt is enabled.
Writing to RXIEN does not affect the status of the
interrupt flag RXRDY.
Bit 4 =
TXIEN.
Transmit Interrupt Enable When
this bit is set to 1, the transmitinterrupt is enabled.
Writing to TXIEN does not affect the status of the
interrupt flag TXRDY.
Bit 3-1=
BR2..BR0
. Baudrate select These bits
select the operating baud rate of the UART, de-
pending onthe frequency of fOSC. Care should be
taken not to change these bits during communica-
tion as writing to these bits has an immediate ef-
fect.
Bit 0 =
PTYEN
. Parity/Data Bit 8 The function of
this bit depens on the MCU option set. In 11-bit
frame mode, it is the 9th bit of the trasmitted/re-
ceived character. In 10-bit frame mode, writing a 1
enables the automatic even parity computation,
while a read instruction after reception gives the
parity of the whole 8 bit word received. For the
even parity, a 0 value means no parity error.
Note
: As the PTYEN bit is modified in reception, it
must be to set to 1 before transmission if a recep-
tion occured in between.
7
0
RXRDY TXMT RXIEN TXIEN
BR2
BR1
BR0
PTYEN
相關PDF資料 |
PDF描述 |
|---|---|
| ST6228CN3 | CB 5C 5#16S PIN RECP WALL |
| ST6228CN6 | ER 5C 5#16S PIN RECP WALL |
| ST6391 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6392B1 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6393B1 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST6228CN1/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST6228CN3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, UART, OSG, SAFE RESET AND 28-PIN PACKAGE |
| ST6228CN3/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST6228CN6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, UART, OSG, SAFE RESET AND 28-PIN PACKAGE |
| ST6228CN6/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。